A dissenting opinion on the 'programmable imperative'
By Dylan McGrath
pldesignline.com (February 17, 2010)
Xilinx Inc. President and CEO Moshe Gavrielov uses the term "programmable imperative" to describe what he sees as the alignment of market and technology forces creating a tipping point whereby FPGAs are displacing ASICs for many applications.
It's essentially an old argument with a fancy new name. Programmable logic suppliers have been arguing since the invention of FPGAs that the flexibility of the devices and lower associated non-recurring engineering costs make them a superior choice to ASICs in many applications. The counterargument goes that ASICs offer performance, size and manufacturing cost savings that can't be touched by FPGAs.
To read the full article, click here
Related Semiconductor IP
- ONFI/Toggle IP
- 8 - 24MHz Xtal Oscillator on TSMC 22nm
- 32kHz Xtal Oscillator on TSMC 22nm
- 1.056GHz SSCG PLL on TSMC 40nm
- 1.25GHz Multiplying PLL on TSMC 40nm
Related News
- How ESL becomes a business imperative
- Xilinx Picks 28nm High-Performance, Low-Power Process to Accelerate Platforms for Driving the Programmable Imperative
- Opinion: Power imperative favors ARM's client-to-server play
- Novocell Semiconductor announces the expansion of the firm's one-time programmable non-volatile memory IP product line
Latest News
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution