Pre-Fab Chip Design Takes Root
By Ed Sperling -- 5/30/2006
Electronic News
The chip-building industry is turning to a new pre-fab approach, as companies look to simplify the design and creation of new chips at advanced process nodes.
Faced with a shrinking market for new system-on-a-chip designs if costs and time-to-market concerns aren’t solved, a number of established players have begun rolling out new pre-packaged solutions. IBM, Samsung and Chartered Semiconductor, for example, have banded together to create design for manufacturing kits.
In the EDA world, Cadence Design Systems has created its own design kits that work with those kits. And Synopsys has created an expanded design for manufacturing flow that roughly accomplishes the same thing. And in the IP world, companies such as Rambus and Tensilica have offered up packages of that are backed by a portfolio of proven relevant patents. In Rambus’ case, those patents are for intellectual property, plus options for additional services. In Tensilica’s case, it is patents coupled with off-the-shelf synthesizable cores.
Electronic News
The chip-building industry is turning to a new pre-fab approach, as companies look to simplify the design and creation of new chips at advanced process nodes.
Faced with a shrinking market for new system-on-a-chip designs if costs and time-to-market concerns aren’t solved, a number of established players have begun rolling out new pre-packaged solutions. IBM, Samsung and Chartered Semiconductor, for example, have banded together to create design for manufacturing kits.
In the EDA world, Cadence Design Systems has created its own design kits that work with those kits. And Synopsys has created an expanded design for manufacturing flow that roughly accomplishes the same thing. And in the IP world, companies such as Rambus and Tensilica have offered up packages of that are backed by a portfolio of proven relevant patents. In Rambus’ case, those patents are for intellectual property, plus options for additional services. In Tensilica’s case, it is patents coupled with off-the-shelf synthesizable cores.
Related Semiconductor IP
- CXS c/d/Lite Verification IP
- USB OTG 2.0 with xHCI Verification IP
- DDR5 RDIMM Verification IP
- FlexRay Verification IP
- UCIe 3.0 Verification IP
Related News
- Joya Design Takes Neuromorphic Chip from Design to Device with First Innatera-Powered Consumer Audio Product at AWE China
- ChipAgents Raises Oversubscribed $21M Series A to Redefine AI for Chip Design
- Kerala Positions Design and IP at Core of Chip Strategy
- Tesla Considers Building ‘Tera Fab’ to Meet Future Chip Needs
Latest News
- Siemens’ Tessent ecosystem enables direct test pattern execution via PCIe and USB
- Qualcomm Statement on Trial Verdict Win
- ForwardEdge ASIC Announces UCIe 3.0 IP Solution to Accelerate Next-Generation Chiplet-Based ASIC Innovation
- Arm welcomes favorable jury verdict in Qualcomm litigation
- Marvell, Microsoft and Oracle Establish OCP Working Group to Standardize Data Center Hardware Security