Pre-Fab Chip Design Takes Root
By Ed Sperling -- 5/30/2006
Electronic News
The chip-building industry is turning to a new pre-fab approach, as companies look to simplify the design and creation of new chips at advanced process nodes.
Faced with a shrinking market for new system-on-a-chip designs if costs and time-to-market concerns aren’t solved, a number of established players have begun rolling out new pre-packaged solutions. IBM, Samsung and Chartered Semiconductor, for example, have banded together to create design for manufacturing kits.
In the EDA world, Cadence Design Systems has created its own design kits that work with those kits. And Synopsys has created an expanded design for manufacturing flow that roughly accomplishes the same thing. And in the IP world, companies such as Rambus and Tensilica have offered up packages of that are backed by a portfolio of proven relevant patents. In Rambus’ case, those patents are for intellectual property, plus options for additional services. In Tensilica’s case, it is patents coupled with off-the-shelf synthesizable cores.
Electronic News
The chip-building industry is turning to a new pre-fab approach, as companies look to simplify the design and creation of new chips at advanced process nodes.
Faced with a shrinking market for new system-on-a-chip designs if costs and time-to-market concerns aren’t solved, a number of established players have begun rolling out new pre-packaged solutions. IBM, Samsung and Chartered Semiconductor, for example, have banded together to create design for manufacturing kits.
In the EDA world, Cadence Design Systems has created its own design kits that work with those kits. And Synopsys has created an expanded design for manufacturing flow that roughly accomplishes the same thing. And in the IP world, companies such as Rambus and Tensilica have offered up packages of that are backed by a portfolio of proven relevant patents. In Rambus’ case, those patents are for intellectual property, plus options for additional services. In Tensilica’s case, it is patents coupled with off-the-shelf synthesizable cores.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Joya Design Takes Neuromorphic Chip from Design to Device with First Innatera-Powered Consumer Audio Product at AWE China
- Synopsys and GlobalFoundries Establish Pilot Program to Bring Chip Design and Manufacturing to University Classrooms
- SmartSoC Solutions Partners with Cortus to Advance Chip Design and Manufacturing for SIM Cards, Smart Cards, Banking Cards, and E-Passports in India
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency
Latest News
- SEALSQ and Quobly sign $5 Million commercial agreement to integrate post-quantum security into next-generation silicon quantum computing platforms
- InfiniNode secures EUR 2 million financing to advance on-chip data movement technologies for next-generation compute systems
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad