Open-Silicon To Present Technical Papers On SoC Architecture and Verification at IP-SOC 2013
MILPITAS, Calif. -- November 6th, 2013– Open-Silicon, Inc., a leading semiconductor design and manufacturing company, announced today that it would present two technical papers at IP-SOC 2013 in Grenoble, France.
Mrugesh Walimbe, MTS Function Manager, and Mahesh Penugonda, Senior Engineer VLSI for Open-Silicon, will present “Auto Clock Generation for an SoC”. This paper addresses the growing complexity of SoCs in terms of functionality and the challenges that SoC designers face with requirements to generate different clock frequencies and associated clock requirements. The paper details the novel idea of automatic clock generation and what it means for SoC design engineers.
Ganesh Venkatakrishnan, Lead Engineer for Open-Silicon, will present “Reusable Test-Case Methodology for SoC Verification”. This paper addresses a novel test-case methodology for SoC verification to achieve high levels of reusability. It details the challenges of a traditional SoC test-case methodology and proposes a solution. It also provides a sample implementation that can be modified or enhanced based on SoC needs.
What: Paper Presentation – “Auto Clock Generation for an SoC”
Who: Mrugesh Walimbe, MTS Function Manager, and Mahesh Penugonda, Senior Engineer VLSI, Open-Silicon
When: Session 5: From IP to System On Chip Architecture – Wednesday, Nov. 6, 4:45 – 6:00 p.m.
Where: Kilimandjaro Room
About Open-Silicon, Inc.
Open-Silicon, a leading supplier and developer of customer-specific products (CSPs), provides ASICs, platforms, concept-to-parts development, customized IP, low-effort derivative design, and state-of-the-art manufacturing solutions. With Open-Silicon, customer’s benefit from global engineering including an ARM® Technology Center of Excellence, advanced SerDes integration, 2.5D interposer-based package engineering, experienced architects, leading-edge physical design methodology, and embedded software development, all leveraging the industry’s best technology from both Open-Silicon and the open market. For more information, visit Open-Silicon’s website at www.open-silicon.com or call 408-240-5700.
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related News
- Open-Silicon to Present on Design-Lite at IP-SOC Days Event in Santa Clara
- Inside Secure Embedded Security Expert to Speak at the IP-SOC 2013 Conference and Exhibition
- Cadence Unveils New Palladium Z2 Apps with Industry's First 4-State Emulation and Mixed-Signal Modeling to Accelerate SoC Verification
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
Latest News
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology