NUVIA Selects Avery Design for Next Generation PCIe Verification
TEWKSBURY, Mass.– March 15, 2021 – Avery Design Systems, leader in functional verification solutions today announced NUVIA who is reimagining silicon in a new way, creating compute platforms that redefine performance for the modern data center, has deployed Avery PCIe Verification IP (VIP) for subsystem and SoC verification.
“After evaluating several verification IP solutions for the verification of our PCIe interfaces, we determined that Avery VIP was the best solution, allowing us to achieve our verification requirements while offering excellent capabilities and expert services and support.”
“Creating high performance, low power processors and highly integrated complex SoCs requires advanced verification tools and methods to validate designs at all levels from IP to subsystems to full SoC,” said Matthew Page, Senior Director of CAD/IT at NUVIA. “After evaluating several verification IP solutions for the verification of our PCIe interfaces, we determined that Avery VIP was the best solution, allowing us to achieve our verification requirements while offering excellent capabilities and expert services and support.”
“We are grateful to be a part of NUVIA’s advanced verification strategy,” said Chris Browy, vice president sales/marketing of Avery. “We are working with NUVIA’s verification team to fully utilize our solutions for PCIe Gen5 including models, compliance testsuites, and expert services to help streamline IP and SoC verification.”
Availability & Additional Resources
The complete line-up of high speed protocols including PCIe Gen6, CXLTM 2.0, CCIX®, Gen-ZTM VIP are available today.
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CXL, CCIX, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, DDR/LPDDR, HBM, ONFI/Toggle/NOR, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Avery Design Systems Pairs PCIe and NVM Express VIP with Teledyne LeCroy Summit Protocol Exercisers
- Astera Labs Verifies Its System-Aware PCI Express 5.0 Smart Retimer Using Avery Design Systems PCIe 5.0 Verification IP
- Avery Design Debuts QEMU Virtual Host to SystemVerilog PCIe VIP HW-SW Co-simulation Solution for Pre-silicon System-level Simulation of NVMe SSD and PCIe Designs
- Avery Design Systems and Rambus Extend Memory Model and PCIe VIP Collaboration
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer