Nurlogic moves libraries to IBM 130-nm foundry process
Nurlogic moves libraries to IBM 130-nm foundry process
By Semiconductor Business News
July 30, 2002 (11:23 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020729S0021
SAN DIEGO, Calif. -- NurLogic Design Inc., a developer of library components, has agreed to support foundry customers using IBM's 130-nanometer process technology with standard cell and I/O library components. The company said it has physically and electrically optimized each library component to IBM's process, which is intended for use by system-on-chip (SoC) designers. "We've worked with NurLogic through several generations of our foundry technology because of their established customer base and wealth of IP," said Mike Concannon, vice president of foundry manufacturing services for IBM Microelectronics in a statement. Under the agreement, IBM customers have access to NurLogic's standard cell components and I/O library pad cells. In addition, NurLogic will supply customers directly with the libraries and provide technical support.
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related News
- SkyWater Announces Availability of Cadence Open-Source PDK and Reference Design for SkyWater's 130 nm Process
- NurLogic Further Expands Intellectual Property Offering With Standard Cell and I/O Libraries Utilizing TSMC's Advanced 0.13-Micron Process
- Silicon Wave Selects NurLogic IP for Bluetooth Development; NurLogic Develops Advanced Silicon-on-Insulator Libraries and Memories
- Analyst: McAfee buy moves Intel toward IBM model
Latest News
- GUC Monthly Sales Report – September 2026
- Rapidus Unveils “Rapidus CORE”, New Global Ecosystem Framework Supporting the Development and Mass Production of Cutting-Edge Semiconductors
- JEDEC® Publishes First Industry-Wide Silicon Photonics Reliability Standard for AI, Datacenter and Telecom Infrastructure
- Orthogone Technologies Launches Ultra-Low-Latency FPGA IP Portfolio for Multi-Industry Deterministic Networking
- TIER IV joins Arm Total Design for Physical AI to accelerate ready-to-use Autoware solutions through Open AD Kit