FlexGen Streamlines NoC Design as AI Demands Grow
By Abhishek Jadhav, embedded.com
As semiconductor designs evolve in complexity and scale, the role of interconnect IP becomes increasingly central to performance, power efficiency, and time to market. To address this, Arteris has introduced FlexGen, an AI-augmented network-on-chip (NoC) interconnect IP platform aimed at simplifying and accelerating the design process for system-on-chip (SoC) and chiplet-based architectures.
FlexGen builds on Arteris’s FlexNoC 5 technology and leverages a large library of system IP to automate NoC generation. It is designed to support a broad spectrum of processor architectures, including Arm, RISC-V, and x86. FlexGen integrates machine learning and physical design awareness to optimize topologies based on a user’s performance goals and floor-planning constraints.
To read the full article, click here
Related Semiconductor IP
- FlexGen Smart Network-on-Chip (NoC) IP
- FlexNoC Interconnect IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- NoC Interconnect IP Generator
- NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
Related News
- Arteris Revolutionizes Semiconductor Design with FlexGen – Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- Arteris To Provide FlexGen Smart NoC IP In Next-Generation AMD AI Chiplet Designs
- SoCs Get a Helping Hand from AI Platform FlexGen
- Blaize Deploys Arteris NoC IP to Power Scalable, Energy-Efficient Edge AI Solutions
Latest News
- Sofics Extends Interface Voltage Options in TSMC FinFET and Nanosheet Technologies
- aiMotive and Cadence Demonstrate Layer-by-Layer Workload Placement Across Independent AI Engines
- Alchip collaborates with Synopsys to Address Scale Up and Out Bandwidth Constraints
- M31 and Ambiq Collaborate on TSMC N12e® Foundation IP to Address Demanding SoC Power and Area Targets
- Siemens and TSMC advance AI-powered semiconductor design automation