FlexGen Streamlines NoC Design as AI Demands Grow
By Abhishek Jadhav, embedded.com
As semiconductor designs evolve in complexity and scale, the role of interconnect IP becomes increasingly central to performance, power efficiency, and time to market. To address this, Arteris has introduced FlexGen, an AI-augmented network-on-chip (NoC) interconnect IP platform aimed at simplifying and accelerating the design process for system-on-chip (SoC) and chiplet-based architectures.
FlexGen builds on Arteris’s FlexNoC 5 technology and leverages a large library of system IP to automate NoC generation. It is designed to support a broad spectrum of processor architectures, including Arm, RISC-V, and x86. FlexGen integrates machine learning and physical design awareness to optimize topologies based on a user’s performance goals and floor-planning constraints.
To read the full article, click here
Related Semiconductor IP
- FlexGen Smart Network-on-Chip (NoC) IP
- FlexNoC Interconnect IP
- NoC Interconnect IP Generator
- NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
- NoC Verification IP
Related News
- Arteris Revolutionizes Semiconductor Design with FlexGen – Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- Arteris To Provide FlexGen Smart NoC IP In Next-Generation AMD AI Chiplet Designs
- SoCs Get a Helping Hand from AI Platform FlexGen
- Blaize Deploys Arteris NoC IP to Power Scalable, Energy-Efficient Edge AI Solutions
Latest News
- UMC Reports Sales for August 2026
- proteanTecs and MegaChips Collaborate to Bring Health and Performance Management Solutions to Next-Generation LSI Designs
- FortifyIQ Announces CAVP‑Validated ML‑DSA Verification Library for Post‑Quantum Secure Boot
- Baya Systems Chooses AdoreSys as Partner to Expand Semiconductor IP Availability Across China and Asia-Pacific
- GlobalFoundries and RAAAM Memory Technologies announce the joint development of next-generation GCRAM technology and test chip on FDX platform