Newly-funded M2000 preps FPGA product family
Peter Clarke, EE Times
(09/28/2007 7:12 AM EDT)
LONDON -- M2000 Inc. (Santa Clara, Calif.) a programmable logic intellectual property licensor founded in France in 1996 is about to launch what it describes as a "breakthrough" in programmable logic technology. The company claims that its technology will provide higher logic density, functionality and speed at less cost than competing solutions.
M2000, led by CEO and cofounder Frederic Reblewksi, has operated out of France for more than a decade and has provided FPGA blocks for license by SOC designers.
(09/28/2007 7:12 AM EDT)
LONDON -- M2000 Inc. (Santa Clara, Calif.) a programmable logic intellectual property licensor founded in France in 1996 is about to launch what it describes as a "breakthrough" in programmable logic technology. The company claims that its technology will provide higher logic density, functionality and speed at less cost than competing solutions.
M2000, led by CEO and cofounder Frederic Reblewksi, has operated out of France for more than a decade and has provided FPGA blocks for license by SOC designers.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Renesas Enters FPGA Market with the First Ultra-Low-Power, Low-Cost Family Addressing Low-Density, High-Volume Applications
- Efinix® Extends Breakthrough Family of Titanium Products with Launch of the Titanium Ti180 FPGA
- GOWIN Semiconductor New 22nm High-Performance FPGA family - Arora V
- Lattice Introduces New Secure Control FPGA Family with Advanced Crypto-Agility and Hardware Root of Trust
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms