OCP-IP Announces Part 1 of Network On Chip Benchmarking Specification
BEAVERTON, Ore.-- March 03, 2008 -- OCP-IP today announced that part one of the Network On Chip (NoC) Benchmarking specification has entered member review. Part one of the specification details requirements and features for application programs, synthetic micro-benchmarks, and abstract benchmark applications. It discusses ways to measure and benchmark reliability, fault tolerance, and testability of the on-chip communication fabric.
This specification was completed with the collaboration of a number of world’s most prestigious universities working on NoC research including: University of British Columbia, Carnegie Melon University, Royal Institute of Technology, Tampere University of Technology and Washington State University and was supported by cooperation and participation of industry members from the OCP-IP NoC Benchmarking Working Group (NoC BWG). These companies include: GreenSocs, Nokia, Sonics, Synopsys, Texas Instruments, and Toshiba.
Members wishing to review and comment on part one of the NoC spec or join the OCP-IP NoC Benchmarking Working Group are invited to immediately contact admin@ocpip.org. To download a free copy of OCP-IP’s white paper discussing the topic of NoC Benchmarking, visit http://www.ocpip.org.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia (NYSE:NOK), Sonics Inc., Synopsys [SNPS], Texas Instruments (NYSE:TXN), and Toshiba Semiconductor Group (including Toshiba America TAEC). OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. For additional background and membership information, visit www.OCPIP.org.
This specification was completed with the collaboration of a number of world’s most prestigious universities working on NoC research including: University of British Columbia, Carnegie Melon University, Royal Institute of Technology, Tampere University of Technology and Washington State University and was supported by cooperation and participation of industry members from the OCP-IP NoC Benchmarking Working Group (NoC BWG). These companies include: GreenSocs, Nokia, Sonics, Synopsys, Texas Instruments, and Toshiba.
Members wishing to review and comment on part one of the NoC spec or join the OCP-IP NoC Benchmarking Working Group are invited to immediately contact admin@ocpip.org. To download a free copy of OCP-IP’s white paper discussing the topic of NoC Benchmarking, visit http://www.ocpip.org.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia (NYSE:NOK), Sonics Inc., Synopsys [SNPS], Texas Instruments (NYSE:TXN), and Toshiba Semiconductor Group (including Toshiba America TAEC). OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. For additional background and membership information, visit www.OCPIP.org.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
- Enabled on makeChip and powered by Racyics, the SpiNNaker2 chip forms the core of the newly launched SpiNNcould supercomputer!
- proteanTecs Launches Solution for System Production Analytics Based on Chip Telemetry
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms