National Taiwan University and Altera Corporation Establish EDA/SOPC Joint Laboratory
San Jose, Calif., June 26, 2007—Altera Corporation (NASDAQ: ALTR) today announced the opening of the EDA/SOPC Joint Laboratory at National Taiwan University. As part of Altera’s worldwide University Program, the joint laboratory is equipped with FPGA development boards, Quartus® II design software, Nios® II embedded processors and Altera® MegaCore® intellectual property. The laboratory provides the best hands-on educational experience for professors, instructors, and students, enabling engineering students to build their expertise in FPGA design methodology and enhance their opportunity for success in the increasingly competitive global electronics marketplace.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related News
- SMIC and JCET Establish a Joint Venture in Jiangyin National High-Tech Industrial Development Zone
- Tensilica and CSIP of Ministry of Information Industry (MII) of PRC Establish First Joint IP Core Lab
- Lawrence Berkeley National Laboratory and Tensilica Collaborate on Design of Energy-Efficient Supercomputing for Climate Research
- SMIC, Brite, and Zhejiang University Found Joint IC Research Program
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’