Gary Smith hails multi-platform design methodology
Dylan McGrath, EETimes
6/4/2012 3:23 AM EDT
SAN FRANCISCO—A design methodology based largely on intellectual property (IP) reuse employing minimal new design work to add proprietary value is being used by chip firms to create high-end system-on-chips (SoCs) with significantly lower costs, according to veteran EDA analyst Gary Smith.
In his annual address preceding the Design Automation Conference (DAC) here Sunday, Smith, chief analyst at Gary Smith EDA, said the methodology, which he calls multi-platform based design methodology, uses previously developed software, UP which includes verification suites and significantly fewer IP blocks than typical large designs in recent years.
To read the full article, click here
Related Semiconductor IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
Related News
- The European Space Agency and Prosilog collaborate to implement a new system level design methodology
- UMC Introduces Breakthrough RFCMOS Design Methodology
- ARM And Synopsys to Deliver Industry’s First Reference Verification Methodology Based on SystemVerilog
- Magma and ARM Release Reference Methodology for RTL-to-GDSII Implementation of ARM9E(TM) Family
Latest News
- Infineon opens the world's largest fab for power semiconductors and analog/mixed-signal technologies in Dresden
- Tenstorrent Sets New Performance Records, Launches TT- Ascalon S, and Expands Across Japan
- Chips&Media Signs APV codec IP Licensing Deal with North American Big Tech, Establishing the ‘Second Front’ Against Apple’s ProRes
- Chipsolve Technologies Appoints Balaji Kanigicherla as Chairman of the Board
- OXMIQ Raises $35 Million to Scale OxCore™ Architecture