MStar Licenses Tensilica IP Core From Cadence
SAN JOSE, CA, Jul 30, 2013 -- Cadence Design Systems, Inc., a leader in global electronic design innovation, today announced that MStar Semiconductor, Inc., a leading semiconductor company for display and digital home solutions, has licensed the Tensilica(R) Xtensa(R) DPU (dataplane processor unit) for a new SOC (system on chip) design for the home entertainment and home networking market segments. MStar utilized the customization capabilities of the Xtensa DPU to add application-specific interfaces and instructions which optimized the Xtensa core for the best performance and lower power.
"By leveraging the capabilities of the Xtensa DPU, we were able to better optimize our design for higher efficiency," stated WK Chia, Vice President of Research and Development, MStar. "As a result, we were able to further enhance our home entertainment platform and provide our customers with more cost-efficient solutions."
"MStar used our Verilog-like DPU customization capability to optimize their Xtensa core," stated Jack Guedj, corporate vice president, SoC Realization Group at Cadence. "This has enabled MStar to achieve significant performance improvement over other standard signal processing cores."
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Cadence Advances Pervasive Intelligence at the Edge with Next-Generation Extensible Tensilica Processor Platform
- Cadence Expands Tensilica IP Portfolio with New HiFi and Vision DSPs for Pervasive Intelligence and Edge AI Inference
- Cadence Expands Tensilica Vision Family with Radar Accelerator and New DSPs Optimized for Automotive Applications
- Dream Chip and Cadence Demo Automotive SoC Featuring Tensilica AI IP at embedded world 2024
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer