SingMai Electronics Offers Compact MPU free of charge to Altera users
May 3, 2011 -- SingMai Electronics is now offering its PT13 compact MPU IP core as a free download for users of Altera programmable logic devices. The PT13 is a compact 8 bit microprocessor that uses just 374 logic elements allowing its use in the smallest of FPGAs. Its compact design extends to a register based stack pointer that allows a ‘RAM-less’ design to be implemented, ideal for CPLDs.
PT13 can address up to 16kB of program memory and 16kB of user memory or memory mapped I/O peripherals and has over 45 instructions. A free editor and assembler allow easy generation of code which is directly compiled into an Altera MIF file for compiling directly into your design.
PT13 is ideal in real time control applications allowing such functions as TV tuner control, I2C control, RC5/RC6 decoding, LCD display control, user interface control, closed caption/Teletext decoding and general housekeeping duties to be run without burdening the main control processor. These functions can also be run in very low power applications such as STB/DVD recorder standby conditions or mobile applications.
PT13 is supplied as an encrypted 'black-box' file at no charge to Altera users. Please contact SingMai at sales@singmai.com for your free license and design file.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs
- CAST Introduces PDM-to-PCM IP Core for Easy Interfacing of Digital Microphones with SoCs
- TES unveils a next-generation Elliptic Curve Digital Signature Algorithm (ECDSA) IP Core for Secure IoT, Blockchain, and Industrial Systems
- DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B