More than Chiplets | Facebook Enters the Fray
By Don Scansen, EETimes (March 16, 2021)
Our chiplet discussion left off with the historical perspective that “this isn’t new.” Heterogenous integration, system-in-package (SiP) and the the related package level integrations have all been done before. Keen observers of technology are right to point out that everything old can be new again. Even though the multi-chip modules and hyrid circuits harkened back to the same point in history, we shouldn’t compare chiplets to bell bottom jeans.
To help differentiate chiplets from the conventional terminology in my last column, I “attended” a virtual Open Compute Project (OCP) workshop on chiplets last week. As it was defined on a few occasions in this workshop, chiplets will expand the multi-chip module concepts in a unique way to open up a completely new more than Moore roadmap.
To read the full article, click here
Related Semiconductor IP
- USB-C Power Delivery IP Core
- Configurable Multi-Channel DMA Controller
- Samsung Foundry 4nm 1V8 GPIO I3C
- Root-of-Trust IP - High-Assurance Security for Advanced and Regulated Applications
- Root-of-Trust IP - Enhanced-Assurance, Configurable Security for Scalable Semiconductor Designs
Related News
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Will Globalfoundries be More Successful than IBM with Its Foundry Business?
- Fuji Xerox Reduces Silicon Area by More than 50 Percent Using Synopsys ASIP Designer
- More Downside than Upside Risk to IC Insights' 2016 IC Market Growth Forecast
Latest News
- Europe’s Chip Industry: Perfect Storm or Perfect Timing?
- Skymizer and MiTAC Computing to Showcase a 2.8-Trillion-Parameter AI Model Running on a Single Air-Cooled Server at SC26
- Arteris Announces Financial Results for the Third Quarter and Estimated Fourth Quarter and Updated Full Year 2026 Guidance
- AccelerComm Partners With Tier-1 Mobile Network Operator to Pioneer AI-Controlled Energy Consumption in 5G Networks
- proteanTecs Appoints Head of Cadence Japan Toshifumi Kaneko to Advisory Board