More than Chiplets | Facebook Enters the Fray
By Don Scansen, EETimes (March 16, 2021)
Our chiplet discussion left off with the historical perspective that “this isn’t new.” Heterogenous integration, system-in-package (SiP) and the the related package level integrations have all been done before. Keen observers of technology are right to point out that everything old can be new again. Even though the multi-chip modules and hyrid circuits harkened back to the same point in history, we shouldn’t compare chiplets to bell bottom jeans.
To help differentiate chiplets from the conventional terminology in my last column, I “attended” a virtual Open Compute Project (OCP) workshop on chiplets last week. As it was defined on a few occasions in this workshop, chiplets will expand the multi-chip module concepts in a unique way to open up a completely new more than Moore roadmap.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Nantero Secures more than $30mm in Funding
- Synopsys Enables Continuous Debug Innovation with More Than 200 VC Apps Now Available on the Verdi Platform
- Will Globalfoundries be More Successful than IBM with Its Foundry Business?
- Fuji Xerox Reduces Silicon Area by More than 50 Percent Using Synopsys ASIP Designer
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer