Mobiveil to Exhibit at DAC in Avery Design Systems' Booth, Showcasing Portfolio of IP, Platforms, Solutions for Storage, IoT, Networking, Enterprise Markets
Highlights Longstanding Avery/Mobiveil Partnership
MILPITAS, CALIF. –– June 14, 2017
WHO: Mobiveil, Inc., a fast growing supplier of silicon intellectual property (IP), platforms and IP-enabled design services
WHAT: Will showcase its portfolio of IP, platforms and solutions for the storage, IoT, networking and enterprise markets at the Design Automation Conference (DAC) in Avery Design Systems’ Booth #229. Mobiveil Chief Executive Officer Ravi Thummarukudy will be available to discuss its long-standing partnership with Avery that pairs Avery’s verification IP with Mobiveil’s PCI Express, NVM Express, DDR4/3 and LDPC IP.
WHEN: June 19-21 from10 a.m. until 6 p.m.
WHERE: Austin Convention Center in Austin, Texas
About Mobiveil
Mobiveil is a fast‐growing technology company that specializes in the development of Silicon Intellectual Property (SIP), platforms and solutions for the storage, IoT, networking and enterprise markets. It leverages decades of experience in delivering high‐quality, production‐proven, high-speed serial interconnect SIP cores, and custom and standard form factor hardware boards to leading semiconductor companies worldwide. For the PCI Express-based Flash Storage market, Mobiveil developed NVMStor™, a subsystem comprised of GPEX™, the PCI Express Controller, NVM Express Controller (UNEX™), Universal Memory Controller (UMMC™) and a Flash Memory Controller. Mobiveil is headquartered in Milpitas, Calif., with engineering development centers located in Chennai and Bangalore, India, and sales offices and representatives located in U.S., Europe, Israel, Japan, Taiwan and China.
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related News
- Mobiveil and Avery Design Systems Partner to Provide SoC Designers a Fully Verified and Compliant PCIe 5.0 IP Solution
- Mobiveil and Avery Design Systems Extend Partnership to Accelerate Design and Verification of NVMe 2.0-Enabled SSD Development
- Ausdia Solves Critical Design Flow Gap with OneSource Constraint Translation at DAC 2025
- DAC 2025: Towards Multi-Agent Systems In EDA
Latest News
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip