Cadence Announces New Verification IP Models For Latest Memory Standards
Standards include LPDDR4, Wide I/O 2, eMMC 5.0, HMC and DDR4 LRDIMM
SAN JOSE, Calif., 06 Aug 2013 -- At MemCon 2013 today, Cadence Design Systems, Inc. (NASDAQ: CDNS), announced the immediate availability of new verification IP (VIP) models for the latest memory standards--LPDDR4, Wide I/O 2, eMMC 5.0, HMC and DDR4 LRDIMM.
Advanced features of these new models include trace debug, address scrambling and backdoor memory access. Additionally, the models support all leading third party simulators, verification languages and methodologies, enabling SoC designers to verify the correctness of interfaces to these new, specialized memories.
âMemory is playing an important role in the increased functionality and performance of mobile devices such as smartphones and tablets,â said Mian Quddus, chairman of the JEDEC Board of Directors. âLPDDR4 and Wide I/O 2 are key new standards for memory interfaces, and the availability of memory models will allow designers to take advantage of these standards quickly.â
âThereâs a new dynamic today in which designers are faced with more standards being introduced but with shorter lifecycles. At the same time, they need to address power, performance, cost, thermal and packaging constraints,â said Martin Lund, senior vice president of Cadenceâs IP Group. âTo address this, we are providing access to models supporting as many standards options as possible, so designers can get to market success as fast as possible.â
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of todayâs integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Avery Design Systems Revs PCIe and eMMC VIP and Introduces VIPs for HMC, LRDIMM, Soundwire, UHS-II, and CAN FD
- JEDEC Publishes Wide I/O 2 Mobile DRAM Standard
- Cadence Releases Industry's First Wide I/O Memory Controller IP Solution
- JEDEC Publishes Breakthrough Standard for Wide I/O Mobile DRAM
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer