Low power vs high performance at 22 nm & below
Bernard Cole, EETimes
5/24/2011 2:34 PM EDT
Intel’s recent move to new 22 nanometer CMOS process technology in its Atom CPU road map has upset a delicate balance maintained over the last ten years or so among circuit designers, processor architects, and embedded system hardware and software developers.
What is upsetting the balance and may force a rethink of every aspect of embedded systems design is Intel’s shift away from a well understood planar structure to a vertical 3D FinFET. The company claims that going vertical allows significantly higher performance at lower power than most planar techniques. If Intel is successful, it will be hard for ARM and its licensees and other CPU architectures to avoid making the jump as well.
To read the full article, click here
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- Efinix Releases Topaz Line of FPGAs, Delivering High Performance and Low Power to Mass Market Applications
- proteanTecs Launches Power Reduction Solution for High Performance Markets
- Lattice Expands Low Power, Small FPGA Portfolio with High I/O Density and Secure Device Options
- QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder