Low power vs high performance at 22 nm & below
Bernard Cole, EETimes
5/24/2011 2:34 PM EDT
Intel’s recent move to new 22 nanometer CMOS process technology in its Atom CPU road map has upset a delicate balance maintained over the last ten years or so among circuit designers, processor architects, and embedded system hardware and software developers.
What is upsetting the balance and may force a rethink of every aspect of embedded systems design is Intel’s shift away from a well understood planar structure to a vertical 3D FinFET. The company claims that going vertical allows significantly higher performance at lower power than most planar techniques. If Intel is successful, it will be hard for ARM and its licensees and other CPU architectures to avoid making the jump as well.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Efinix Releases Topaz Line of FPGAs, Delivering High Performance and Low Power to Mass Market Applications
- proteanTecs Launches Power Reduction Solution for High Performance Markets
- Lattice Expands Low Power, Small FPGA Portfolio with High I/O Density and Secure Device Options
- QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools