Low power vs high performance at 22 nm & below
Bernard Cole, EETimes
5/24/2011 2:34 PM EDT
Intel’s recent move to new 22 nanometer CMOS process technology in its Atom CPU road map has upset a delicate balance maintained over the last ten years or so among circuit designers, processor architects, and embedded system hardware and software developers.
What is upsetting the balance and may force a rethink of every aspect of embedded systems design is Intel’s shift away from a well understood planar structure to a vertical 3D FinFET. The company claims that going vertical allows significantly higher performance at lower power than most planar techniques. If Intel is successful, it will be hard for ARM and its licensees and other CPU architectures to avoid making the jump as well.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Efinix Releases Topaz Line of FPGAs, Delivering High Performance and Low Power to Mass Market Applications
- Andes Technology's N25F RISC-V Processor Enables Superior Performance And Low Power For Phison's X1 Enterprise SSD Controller
- proteanTecs Launches Power Reduction Solution for High Performance Markets
- Lattice Expands Low Power, Small FPGA Portfolio with High I/O Density and Secure Device Options
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer