Love-hate relationship: EEs and IP
Ron Wilson, EE Times
(12/12/2005 9:00 AM EST)
There's an inherent contradiction in how engineers think about intellectual property. On the one hand, they seek out IP, expecting it to reduce their design time, resource requirements and risk. On the other hand, they believe that adopting external IP will introduce unknown risks into the design. They assume, based on prior experience, that the IP will not function entirely as described, that it will not drop smoothly into the chip design, that it will require some tweaks to work in their tool flow and that the verification support for the block may be, at best, lame.
So what is going on here? Are engineers simply irrational about IP? Not really.
Knowing that IP is necessary in order to meet schedules, engineers find it. But knowing that integrating the IP will not be a pushbutton process, they search at least as much for a vendor that will work with them on integration and verification as for exactly the right piece of IP. In fact, they may ask a trusted vendor to develop a block it doesn't currently offer.
The centrality of vendor relationships was one of a number of interesting points that emerged from our study of intellectual-property selection habits. Another was simply the pervasiveness of the problem-solving ethos in which engineers are trained. In our focus groups, many engineers said their approach to IP selection was quite ad hoc. Yet in the large-sample study, we learned that even those who thought they were having an easy time of it followed essentially the same process as those who considered the problem difficult and approached it formally.
(12/12/2005 9:00 AM EST)
There's an inherent contradiction in how engineers think about intellectual property. On the one hand, they seek out IP, expecting it to reduce their design time, resource requirements and risk. On the other hand, they believe that adopting external IP will introduce unknown risks into the design. They assume, based on prior experience, that the IP will not function entirely as described, that it will not drop smoothly into the chip design, that it will require some tweaks to work in their tool flow and that the verification support for the block may be, at best, lame.
So what is going on here? Are engineers simply irrational about IP? Not really.
Knowing that IP is necessary in order to meet schedules, engineers find it. But knowing that integrating the IP will not be a pushbutton process, they search at least as much for a vendor that will work with them on integration and verification as for exactly the right piece of IP. In fact, they may ask a trusted vendor to develop a block it doesn't currently offer.
The centrality of vendor relationships was one of a number of interesting points that emerged from our study of intellectual-property selection habits. Another was simply the pervasiveness of the problem-solving ethos in which engineers are trained. In our focus groups, many engineers said their approach to IP selection was quite ad hoc. Yet in the large-sample study, we learned that even those who thought they were having an easy time of it followed essentially the same process as those who considered the problem difficult and approached it formally.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Ceva Launches PentaG-NTN™ 5G Advanced Modem IP, Enabling Satellite-Native Innovators to Rapidly Deploy Differentiated LEO User Terminals
- Chips&Media Licenses Its Latest-Generation Video CODEC IP to Ambarella, Strengthening Strategic Collaboration in Global Edge and Physical AI Markets
- Philips Semiconductors and ARM Expand Relationship With Long-Term Licensing Agreement
- ATMOS and MOSAID build on DRAM compiler relationship
Latest News
- TSMC June 2026 Revenue Report
- Quadric Extends Series C to $46M with Second Close led by World Bank's IFC
- ESD Alliance Reports Electronic System Design Industry Posts $5.7 Billion in Revenue in Q1 2026
- New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates
- INCIRT Announces Availability of Its PLL Series in the GlobalFoundries (GF) GlobalSolutions™ Ecosystem