LeWiz Open Source LVDS Transceiver Design
Analog design is difficult and time consuming. Less and less engineers pursue this field.
November 23, 2023 -- High speed transceiver circuits are analog. Their designs require specialized knowledge and transistor-level tuning for specific silicon process. High speed transceivers are used in many areas. Examples of these are Ethernet networking, communication channel interfaces, bus interfaces, and others. They are also used for inter-chip connectivity such as from A/D converter to FPGA/processing chip or from Ethernet MAC to PHY devices. They help to reduce the number of signals required for connecting from 1 chiplet to another in multi-chip modules. If you're using a USB device, you're using a high-speed transceiver.
Low-voltage differential signaling (LVDS) circuits are a class of high-speed transceivers. To help advancing the industry in this area, today LeWiz Communications open-source the LVDS transceiver design for the open-source Skywater 130nm silicon process. This design has been tuned for up to 1 Giga bit per second speed. Its databases are available at: https://github.com/lewiz-support/LVDS_Transceiver/tree/main
This design uses open-source tools, libraries, and low-cost silicon process. Its advantages include: Driving capability up to 10 meters, good eye opening/good immunity to noise, has low off-set and unbalanced differential output voltages.
Previously, LeWiz released to open source 3 Ethernet MAC cores supporting up to 100Gbps speed. This open-source transceiver is the first to complement those cores. The open-source technologies are released with Apache 2.0 license - free of licensing or royalty fee with source code/designs available to designers. We hope you will use and contribute to open-source further advancing this technology.
LeWiz Communications, Inc. develops extensive networking solutions for use in aerospace, datacenters and embedded products including advanced time-trigger Ethernet, time-sensitive networking technologies, eFPGA and radiation hardened electronics in GF 12LP and Skywater RH90 silicon processes. Further information are available at www.LeWiz.com.
Related Semiconductor IP
- LVDS Verification IP
- LVDS Transceiver IP core
- High-speed LVDS (Low-Voltage Differential Signaling) transceiver
- LVDS interfaces
- LVDS IO and Transeiver
Related News
- LeWiz released RISC-V with OmniXtend clustering technology to open source.
- True Circuits Announces the JSPICE™ Design Environment (JDE™) will be Offered to the JDE Ecosystem Open Source
- CHIPS Alliance Announces AIB 2.0 Draft Specification to Accelerate Design of Open Source Chiplets
- OpenHW Ecosystem Implements Imperas RISC-V reference models for Coverage Driven Verification of Open Source CORE-V processor IP cores
Latest News
- BrainChip Launches AKD1500 Raspberry Pi 5 Kit: Giving Developers a Direct Path from Prototype to Production
- Cadence Joins the Genesis Mission Consortium to Advance AI-Driven Scientific Discovery and Microelectronics Innovation
- Onsemi picks up Codasip’s low-end RISC-V business for $14.5 million
- Semidynamics and Nokia Explore Collaboration to Strengthen Europe’s Sovereign AI Capabilities
- VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices