Vendor: LeWiz Communications, Inc. Category: Single-Protocol PHY

LVDS Transceiver IP core

12.5 Gbps PMOS-based low-voltage differential signaling (LVDS)

Overview

High speed transceiver circuits are analog. Their designs require specialized knowledge and transistor-level tuning for specific silicon process. This product is available in Global Foundries 12LP process and others.

High speed transceivers have many applications such as Ethernet networking, communication channel interfaces, bus interfaces, and others. They are also used for inter-chip connectivity from an A/D converter to a FPGA/processing chip or from an Ethernet MAC to PHY devices. They reduce the number of signals required for connecting from 1 chiplet to another in multi-chip modules. Many devices use high-speed transceivers including USB devices such as memory stick. Additional electronics such as HD displays, infotainment systems and industrial cameras use LVDS for its giga bit per second serial transmission. Other applications for LVDS include laptops, computers, networking, imaging, medical, and automotive.

Low-voltage differential signaling (LVDS) circuits are a class of high-speed transceivers enabling high bit rate (up to 10’s of Giga bit per second), reliable data transfer through serial communication links. LVDS transceivers facilitate low power and point-to-point transmissions over long distance. Used in combination with fiber optic they can drive distances in the Kilometer(s) range. LeWiz is offering this as an IP core product to reduce customer complexity, debugging time and quicken time to market.

On the transmit side, LeWiz LVDS IP core translates the single-ended internal digital signal to differential with pre-emphasis capabilities and buffering to drive the high load line. On the receive side, the LVDS IP core receives the differential signal with equalization and converts the signal to be compatible with the silicon’s internal voltage.

The IP core can be used in single or multi-lane configuration with commercial EDA tools from major vendors. Each lane supports up to 12.5Gbps rate (higher rate available based on customer requirements).

Key features

  • 12.5 Gbps PMOS-based low-voltage differential signaling (LVDS) 
  • 12 nm FinFET technology 
  • Compatible with ANSI/TIA/EIA-644-A standard 
  • Compatible with commercial devices such as high-speed FPGA, ADC, DAC devices 
  • Support major commercial EDA tools 
  • provides a low-power and point-to-point transmission 
  • low power consumption 
  • low radiated EMI 
  • good noise immunity 
  • differential amplifiers, 100 Ohm differential line 
  • robustness to common-mode noise 
  • ESD protection circuit to the IC pins  
  • biasing circuit and amplification structure.

Block Diagram

Benefits

  • High speed and low power consumption
  • 12 nm FinFet Technology
  • High bit rate
  • High noise immunity
  • Differential signal pair on the external side to interface to external component
  • Single-ended on the internal side interfacing to user's internal logic

Specifications

Identity

Part Number
LVDS
Vendor
LeWiz Communications, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Single-Protocol PHY IP core

How a Multi-Protocol PHY Simplifies Physical AI Connectivity

Physical AI systems must move large amounts of data across two very different connectivity domains. Accelerators and local storage need high-bandwidth, low-latency links close to the compute SoC, while sensors and control modules require reliable connectivity across the larger platform. Supporting both domains with separate high-speed PHYs can increase silicon area and integration complexity.

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is LVDS Transceiver IP core?

LVDS Transceiver IP core is a Single-Protocol PHY IP core from LeWiz Communications, Inc. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP