KEYSOM is heading to RISC-V Summit Europe in Paris
May 7, 2025 -- We’re excited to announce our participation in RISC-V Summit Europe 2025, a key event for the global RISC-V ecosystem, taking place from Monday, May 12th to Thursday, May 15th at the Cité des Sciences, Paris.
Come and meet the KEYSOM team at Booth No. 23 to discover how our customizable RISC-V cores and Edge AI solutions are reshaping the industry.
➸ You’ll discover how a CNN model can be executed on our smallest processor, proving that you don’t always need a dedicated accelerator for edge AI.
➸ We’ll be showcasing Keysom Core Explorer V1.0, our latest innovation enabling:
- Millions of architectural configurations
- Formal verification for robust design
- Full software stack generation
➸ Let’s talk about how RISC-V can help your next-generation products.
📅 May 12–15, 2025
📍 Cité des Sciences, Paris
🧭 Booth No. 23
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- RISC-V Europe Summit 2026: Beyond Embedded Electronics
- Agile Analog launches first complete RISC-V analog IP subsystem at RISC-V Summit Europe
- Imperas at the RISC-V Summit Europe, June 5-9 2023
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026