IP Reuse Can Usher in a Renaissance
Electronic News
The 2003 International Technology Roadmap for Semiconductors (ITRS) projects that 75 percent of design productivity improvement will come from IP reuse and 25 percent from improved EDA tools, flow, or methodologies. The newest roadmap calls for widespread reuse of IP blocks greater than 1 million gates. These so called "very large blocks" are being implemented as templates, subsystems or platforms and not as a collection of individual cores. It would seem that IP reuse is now the key factor in design economics.
Using market forecasts for ASIC and ASSP design starts with process technology and the ITRS assumptions about increased IP block reuse, there will need to be 100 billion gates of re-used logic blocks in 2007's design starts. That would be 10 thousand blocks of million-gate size, re-used logic blocks.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- CAST Reaches 200 CAN IP Core Customers
- TES Launches 3.3 V CAN Transceiver IP for Single‑Chip Solutions
- TES offers CAN Flexible Data-Rate Controller IP Core for System-on-Chip (SoC) Designs
- Arasan acheives the Industry's First ASIL-D Certification for its CAN XL IP Core
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer