Jasper Introduces Intelligent Proof Kits For Faster, More Accurate Verification of SoC Interface Protocols
MOUNTAIN VIEW, Calif. – Dec. 14, 2010 – Jasper Design Automation, provider of advanced formal technology solutions, today introduced Intelligent Proof Kits for accelerated certification of advanced SoC interconnect protocols. Jasper Intelligent Proof Kits encapsulate critical behaviors for popular protocols such as ARM’s AMBA, letting users quickly configure designs to the standard or adapt them to their own custom configuration. Intelligent Proof Kits are optimized for high-level verification with Jasper’s ActiveDesign™ and JasperGold® formal verification, and designers benefit from these kits especially in combination with Jasper’s unique Visualize technology.
“The next evolutionary step for Proof Kits is to encompass more intelligence, more plug-and-play functionality, more automation and more flexibility,” said Lawrence Loh, Jasper Vice President of Worldwide Applications Engineering. “We work very closely with our partners to ensure Jasper’s Intelligent Proof Kits match the protocol specs precisely. In addition, Jasper Proof Kits are easily comprehensible by users, so they can be adapted for proprietary extensions to standard protocols.”
Users can deploy Intelligent Proof Kits from early in the design cycle, all the way through verification. Automated features allow for rapid integration into the design. Users can visualize selected properties and analyze timing diagrams to understand property behaviors, and cross-reference to the specifications through ActiveDesign, and the design protocol properties can then be seamlessly proven in JasperGold formal verification.
Availability
Jasper Intelligent Proof Kits ship unencrypted with original source code to facilitate user customization and insights into the protocols themselves. Jasper is initially rolling out Intelligent Proof Kits for AMBA 3 and AMBA 4, followed closely by DFI, DDR and LPDDR versions.
About Jasper Design Automation
Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 150 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit www.jasper-da.com to reduce risks; increase design, verification and reuse productivity; and accelerate time to market.
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related News
- Akeana Partners with Axiomise for Formal Verification of Its Cores
- Jasper Releases New Formal Verification Proof Kits For LPDDR1, LPDDR2 and DDR3
- Jasper DFI Formal Verification Proof Kits Now Available
- Synopsys Expands IP Accelerated Initiative with New DesignWare IP Prototyping Kits for 10 Interface Protocols
Latest News
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release