Intel's 10nm Secrets Predicted
Quantum well FETs, germanium, InGaAs in mix
Rick Merritt
4/21/2015 07:15 PM EDT
SAN JOSE, Calif. – A semiconductor analyst is making a bold and detailed prediction about the process technology Intel Corp. will use for its next two generations. If he is right, the world’s largest chip maker is set to leapfrog the industry once again.
Intel will use quantum well FETs starting with its 10nm process, said David Kanter in an analysis posted on his Real World Technologies Web site. The new transistor structures will use two new materials – indium gallium arsenide (InGaAs) for n-type transistors and strained germanium for p-type devices, he said.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Intel's 10nm Node: Past, Present, and Future
- Intel's 10nm Node: Past, Present, and Future - Part 2
- Industry Support Builds for Intel"s Formal Property Verification Language Initiative
- Six major PDA makers back Intel's StrongARM RISC chip
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer