Infineon joins IMEC program on reconfigurable systems
Infineon joins IMEC program on reconfigurable systems
By Peter Clarke, Semiconductor Business News
March 3, 2003 (5:20 a.m. EST)
URL: http://www.eetimes.com/story/OEG20030303S0004
LEUVEN, Belgium --- Infineon Technologies AG, has joined a research program on reconfigurable systems organized by independent research organization IMEC. Within the program, IMEC and Infineon will collaborate in developing an optimized architecture targeted at Infineon's key application areas, the organizations said. Special attention is to be paid to the architectural requirements for the platform to enable ease of programming and hardware/software multitasking. “The combination of Infineon's expertise in platforms and technologies and IMEC's programming infrastructure assets for seamless hardware/software multitasking in reconfigurable computing platforms, will result in easy-to-use heterogeneous reconfigurable systems targeting future needs," said Rudy Lauwereins, vice president of IMEC's design division. The first demonstrator developed in this program is based on Xilinx Virtex-II fine grain reconfigurable hardware components and alread y constitutes a basic version of a HW/SW multitasking operating system in combination with an interconnect network for inter-task communication. It is being showcased at the DATE conference in Munich.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- IMEC demonstrates multimedia decoding on reconfigurable processor with record power efficiency
- Renesas collaborates with IMEC on reconfigurable RF transceivers
- Imec, Renesas and M4S report a single-chip reconfigurable multi-standard wireless transceiver in 40nm CMOS
- Imec and Renesas Electronics Announce Development of an Innovative SAW-Less Reconfigurable Transceiver
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers