IBM starts making Cell processor on 65-nm process
John Walko, EE Times
(03/14/2007 8:45 AM EDT)
LONDON — IBM has started making its Cell processor on a 65-nm Silicon-on-Insulator process at its East Fishkill, New York plant, moving from a 90-nm process to achieve higher speeds and lower power.
For the moment the devices in the 65-nm process are targeted at blade servers rather than Sony's PS3 games consoles, and are being made in relatively small volumes.
The Cell Broadband Engine was originally developed in conjunction with Sony Corp. and Toshiba Corp., and is a variant of PowerPC architecture.
(03/14/2007 8:45 AM EDT)
LONDON — IBM has started making its Cell processor on a 65-nm Silicon-on-Insulator process at its East Fishkill, New York plant, moving from a 90-nm process to achieve higher speeds and lower power.
For the moment the devices in the 65-nm process are targeted at blade servers rather than Sony's PS3 games consoles, and are being made in relatively small volumes.
The Cell Broadband Engine was originally developed in conjunction with Sony Corp. and Toshiba Corp., and is a variant of PowerPC architecture.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- Philips starts 65-, 90-nm chip design in India
- Dolphin Integration concentrates on cost-cutting with the Standard Cell Library HD-BTF for 65 nm processes
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms