IBM Unveils World's First 2 nm Chip
By Sally Ward-Foxton, EETimes (May 6, 2021)
IBM has unveiled the world’s first 2 nm chip, built at its R&D facility in Albany, New York. The test chip features gate-all-around transistors built with IBM’s nanosheet technology. Overall, IBM says the new process technology will enable 2 nm chips to achieve 45% higher performance or 75% lower power consumption than state-of-the art 7 nm chips in production today.
IBM was also first to demonstrate 7 nm and 5 nm test chips. The test chip IBM showed today features about 50 billion transistors and uses nanosheet structures as part of a gate-all-around (GAA) transistor, the new transistor architecture heralded as the solution to the scaling limitations of its predecessor, the FinFET.
FinFET was commercially introduced by Intel for the 22 nm node in 2011. GAA transistors replace FinFET’s fin with three wires, surrounded on all sides by the gate material. Surrounding the channel material like this allows better electrostatic control which in turn enables extremely small gate dimensions.
To read the full article, click here
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related News
- M31 Technology and Corigine have launched the world's first USB-IF certified 28 nm Superspeed+ USB 3.1 Gen 2 IP Solution
- Dolphin Integration breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA
- TSMC Commits to Nanosheet Technology at 2 nm Node
- IBM Debuts World’s First Sub-1 Nanometer Chip Technology
Latest News
- Altera Expands DDR5 Memory Support Across Agilex FPGA Portfolio
- Movellus Brings Power Optimization IP to Samsung Electronics’ Advanced Nodes
- OpenLight and Tower Semiconductor Expand PH18DA Photonics Ecosystem to Accelerate Photonic IC Development
- Global Semiconductor Sales Increase 35.1% from Q1 2026 to Q2 2026
- Ceva, Inc. Announces Second Quarter 2026 Financial Results