TSMC Commits to Nanosheet Technology at 2 nm Node
By Alan Patterson, EETimes (June 6, 2022)
The company will follow rivals Samsung and Intel, which plan to roll out their own nanosheet devices as early as this year.
TSMC briefed a handful of news media on its roadmap for the next few years as a preview for its annual technology symposium, which will be held at several global locations in the coming months. The world’s leading chip foundry is evaluating other process technologies such as complementary FET (CFET) to follow nanosheet, according to Kevin Zhang, TSMC vice president of Business Development.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related News
- TSMC Certifies Synopsys IC Compiler II for the Most Advanced 7-nm Process Node Enabling Early Tapeouts
- M31 Technology and Corigine have launched the world's first USB-IF certified 28 nm Superspeed+ USB 3.1 Gen 2 IP Solution
- Dolphin Integration breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA
- Intel's 10nm Node: Past, Present, and Future - Part 2
Latest News
- CEA-Leti Looks Beyond SRAM and DRAM as AI Reshapes the Memory Roadmap
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography