TSMC Commits to Nanosheet Technology at 2 nm Node
By Alan Patterson, EETimes (June 6, 2022)
The company will follow rivals Samsung and Intel, which plan to roll out their own nanosheet devices as early as this year.
TSMC briefed a handful of news media on its roadmap for the next few years as a preview for its annual technology symposium, which will be held at several global locations in the coming months. The world’s leading chip foundry is evaluating other process technologies such as complementary FET (CFET) to follow nanosheet, according to Kevin Zhang, TSMC vice president of Business Development.
To read the full article, click here
Related Semiconductor IP
- MIPI C‑PHY/D‑PHY IP on TSMC N2P
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
Related News
- TSMC Certifies Synopsys IC Compiler II for the Most Advanced 7-nm Process Node Enabling Early Tapeouts
- M31 Technology and Corigine have launched the world's first USB-IF certified 28 nm Superspeed+ USB 3.1 Gen 2 IP Solution
- Dolphin Integration breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA
- Intel's 10nm Node: Past, Present, and Future - Part 2
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’