Hitachi, Renesas ordered to pay IP provider $85.6 million
Dylan McGrath
(05/11/2005 2:07 PM EDT)
SAN FRANCISCO — A U.S. District Court has awarded intellectual property provider Translogic Technology Inc. $86.5 million in damages for infringement of one of its patents by Hitachi Ltd., Hitachi America Ltd. and Renesas Technology America Inc.
Jeffrey Love, an attorney with Klarquist Sparkman, the Portland, Ore., firm representing Translogic Technology, said the company would be in court Wednesday (May 11) seeking an injunction against U.S. sales of the infringing products, Hitachi's SH-4 and certain SH-3 SuperH microprocessors.
The $85.6 million in damages were awarded by a jury on May 6 following a three-day trial. The jury also found that Hitachi induced two of its customers, Sega Enterprises Ltd. and Casio Computer Co., to infringe Translogic Technology's patent by using SH-4 and certain SH-3 microprocessors in products sold in the U.S.
The court had previously ruled that SH-4 and certain SH-3 microprocessor's violated Translogic Technology's Transmission Gate Series Multiplexer patent, Love said. Translogic originally filed suit against Hitachi in federal court in March 1999.
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved.
| Your California Privacy Rights | Terms of Service
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Ceva Leads Next Gen Location: First IP Provider to Achieve Bluetooth 6.0 Qualification with Channel Sounding, Strong Momentum with 10+ Customers
- Essensium NV, a Belgian fabless provider of SoC ASICs, secures 6 million euro in Malaysian funding
- Renesas to Acquire Intersil to Create the World's Leading Embedded Solution Provider
- Cadence Design Systems Agrees to Plead Guilty and Pay Over $140 Million for Unlawfully Exporting Semiconductor Design Tools to a Restricted PRC Military University
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer