High Cost of SOC Forces Look at system-in-package (SiP)
By David Manners -- 3/10/2004
Electronics Weekly
The increasingly prohibitive cost of SOCs is forcing companies to use the system-in-package (SiP) approach of stacking die.
"Something has to be done to overcome the fundamental problem of SOC, which is its rapidly increasing cost and, compared with SOC, SiP is low-cost and with short time-to-market," said Tsugio Makimoto, corporate adviser at Sony.
Read more ...
Electronics Weekly
The increasingly prohibitive cost of SOCs is forcing companies to use the system-in-package (SiP) approach of stacking die.
"Something has to be done to overcome the fundamental problem of SOC, which is its rapidly increasing cost and, compared with SOC, SiP is low-cost and with short time-to-market," said Tsugio Makimoto, corporate adviser at Sony.
Read more ...
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
- Ambiq and PUFsecurity Join Forces on Energy-Efficient, Security-Enhanced SoC with PUF-based Root of Trust
- Mobiveil's PSRAM Controller IP Lets SoC Designers fully Leverage AP Memory's Ultra High Speed (UHS) PSRAM Memory
- HighTec C/C++ Compiler Suite Supports Nuclei System Technology’s RISC-V IP for High Safety and Security Applications in Automotive
Latest News
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer