Droop response system IP made available for SoC designs
By Majeed Ahmad, EDN (June 14, 2023)
A new off-the-shelf synthesizable IP is available for system-on-chip (SoC) designs: an integrated droop response system. Besides detecting and responding to voltage droops, the IP incorporates extensive monitoring and observability features to facilitate valuable insight into silicon health and lifecycle management.
Movellus also claims that its IP platform simultaneously addresses the challenges of voltage droop and enables fine-grained dynamic voltage and frequency scaling (DVFS) capability, significantly reducing the power consumption of complex SoC while increasing their operational reliability. The Sunnyvale, California-based company is targeting this IP solution at the complex, power-sensitive SoCs and claims it enables a power saving of more than 10%.
To read the full article, click here
Related Semiconductor IP
- On-Die PDN Analyzer for Transistor-Level Visibility and Telemetry
- Advanced On-Die DroopTelemetry
- Aeonic Generate Clock Generation Module [PLL], 8x smaller than fractional analog solutions
- Scalable, On-Die Voltage Regulation
- Integrated Droop Response System
Related News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Movellus Announces Industry-First Integrated Droop Response System for SoCs
- TES offers CAN Flexible Data-Rate Controller IP Core for System-on-Chip (SoC) Designs
- TES offers PKCS IP Core for System-on-Chip (SoC) Designs