Hantro MPEG-4 codec will be added to MIPS cores
Hantro MPEG-4 codec will be added to MIPS cores
By Peter Clarke, EE Times
October 13, 2000 (11:03 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001013S0011
LONDON Hantro Products Ltd., a Finnish developer of intellectual property, is working with MIPS Technologies Inc. (Mountain View, Calif.) to integrate its MPEG-4 codec with MIPS' 4K family of 32-bit processor cores. Together, the codec and processor cores are expected to form a hardware platform for next-generation screen phones, set-top boxes, Internet appliances, and videoconferencing equipment. Hantro (Oulu, Finland) said its technology will provide high-quality video decoding and encoding at a rate of 15 frames per second. The licensable core can be applied to systems ranging from handheld displays to full-sized televisions, the company said. The codec is configurable and can be scaled from primarily a software implementation to a predominately hardware implementation. When used in combination with MIPS Technologies' licensable cores, the companies said they will be ab le to develop a wide range of hardware solutions. "Hantro is pleased to enter the MIPS Alliance Program and partner to deliver next-generation codec technology," said Eero Kaikkonen, president and chief executive officer of Hantro. "We chose MIPS due to its strong presence in relevant product categories such as handheld PCs, set-top boxes, and Internet infrastructure."
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- MPEG LA Announces Call for Patents Essential to Multiview Video Codec (MVC)
- MPEG LA Announces Call for Patents Essential to VP8 Video Codec
- Audio Codec IP - 40 nm: Dolphin Integration passed TSMC IP9000 Level 4 qualification at Low Power process
- Next Generation Video Codec Standard Proposed: MPEG Video Coding for Machines (VCM)
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms