Genesys Logic First to Market with PCI Express PIPE PHY Chip
July 14, 2005 -- San Jose -- Genesys Logic, Inc. (GLI) the high speed I/O communications specialist, today announced full production and availability of its PCI Express GigaCourier™ GL9711 integrated circuit (IC). The device provides PCB developers, for the first time, with an access speed of 2.5Gbps and a 125MHz/16-bit or 250MHz/8-bit PIPE interface.
“The availability of our latest version of the GigaCourier, GL9711 1-lane PIPE PHY chips, allows FPGA designers to take full advantage of the high-speed PCI Express standard,” said Jerry Chen, Director of Technology at Genesys Logic. “The GL9711 is the first PCI Express 1-lane PIPE PHY discrete chip in the industry implemented in a 0.18ìm standard digital CMOS process and is already supported by key core logic IP partners in the US and Japan.”
This first discrete solution to the PCI express standard is available immediately and priced around $5.00 in quantities of 25,000.
GL9711 and the soon-to-be-released GL9714 4-lane version, fully comply with both the PCI ExpressTM Base Specification Revision 1.0a and the PHY Interface for the PCI Express (PIPE) Architecture version 1.0 from Intel. The GL9714, available in Q4, 2005 will be a four-lane transceiver, to be designed in as either 8/16/32 lanes configuration to meet the demand of various bandwidth specifications for networking, graphics, storage, and many other high-speed applications.
“The availability of our latest version of the GigaCourier, GL9711 1-lane PIPE PHY chips, allows FPGA designers to take full advantage of the high-speed PCI Express standard,” said Jerry Chen, Director of Technology at Genesys Logic. “The GL9711 is the first PCI Express 1-lane PIPE PHY discrete chip in the industry implemented in a 0.18ìm standard digital CMOS process and is already supported by key core logic IP partners in the US and Japan.”
This first discrete solution to the PCI express standard is available immediately and priced around $5.00 in quantities of 25,000.
GL9711 and the soon-to-be-released GL9714 4-lane version, fully comply with both the PCI ExpressTM Base Specification Revision 1.0a and the PHY Interface for the PCI Express (PIPE) Architecture version 1.0 from Intel. The GL9714, available in Q4, 2005 will be a four-lane transceiver, to be designed in as either 8/16/32 lanes configuration to meet the demand of various bandwidth specifications for networking, graphics, storage, and many other high-speed applications.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Aldec's HES UltraScale+ Reconfigurable Accelerator and Northwest Logic's PCI Express Cores Provide Proven PCI Express Solution
- Genesys Logic First to Market with PCI Express 4-lane 10Gbps PIPE PHY Chips
- Mobiveil, Inc. and M31 Technology Announce A Compliant PCI Express PHY and Controller Solution
- Truechip announces first customer shipment of PCI Express Gen3 Comprehensive Verification IP (CVIP)
Latest News
- TSMC June 2026 Revenue Report
- Quadric Extends Series C to $46M with Second Close led by World Bank's IFC
- ESD Alliance Reports Electronic System Design Industry Posts $5.7 Billion in Revenue in Q1 2026
- New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates
- INCIRT Announces Availability of Its PLL Series in the GlobalFoundries (GF) GlobalSolutions™ Ecosystem