Gaisler Research AB is awarded a contract for development of a System on Chip (SoC) ASIC
May 16, 2005 -- A contract has been signed by Gaisler Research AB and Saab Ericsson Space AB. The aim of the contract is to develop and validate a System on a Chip ASIC intended for future European Space missions. The ASIC is based on the fault tolerant LEON2 processor, with additional functions to interface various equipment and payload within a spacecraft.
"This contract is yet another example where the LEON processor is used in complex System On a Chip designs. The use of the GRLIB IP- library, ideally suited for SoC designs and implementing plug and play capabilities, greatly minimizes the engineering effort" says Sandi Habinc the System Manager of Gaisler Research AB.
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs.
"This contract is yet another example where the LEON processor is used in complex System On a Chip designs. The use of the GRLIB IP- library, ideally suited for SoC designs and implementing plug and play capabilities, greatly minimizes the engineering effort" says Sandi Habinc the System Manager of Gaisler Research AB.
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Gaisler Research AB is awarded a contract for developing the LEON4 processor
- BrainChip Awarded Air Force Research Laboratory Radar Development Contract
- Chip Interfaces, through its JESD204C IP, supports Extoll’s collaboration in the development of Eridan’s next-generation ASIC
- Key Asic Berhad Signs RM1.11 Million Contract to Jointly Develop AI-Driven, Ultra-Low Power RF Navigation Chip with Middle East Partner
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools