Freescale Boosts Verification Productivity with Synopsys Verification IP
Companies Extend SoC Verification Collaboration on Simulation, Debug and Verification IP
MOUNTAIN VIEW, Calif., Jan. 21, 2013 -- Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced advancements in its longstanding verification collaboration with Freescale® Semiconductor. With a focus on addressing the increasing complexities of system-on-chip (SoC) verification, Freescale teams are leveraging Synopsys' innovations in next-generation verification IP (VIP), simulation performance, debug technology and methodology development. This collaboration is targeted to achieve better schedule predictability and lower overall verification costs for Freescale's complex SoCs.
"Over the last few years, our designs have led a very aggressive roadmap of SoC platforms with considerable verification challenges. Now, with the increasing use of standards-based IPs, verification challenges shift to finding the fastest and most effective way to validate the integration of complex protocols with our differentiated SoC content, while boosting debug and simulation performance," said Ken Hansen, vice president and chief technology officer at Freescale Semiconductor. "Synopsys' simulation and VIP portfolio provides our teams with increased performance, UVM support, and advanced debug capabilities."
"This strategic collaboration with Freescale builds on the successful engagement we have had for more than a decade," said Manoj Gandhi, senior vice president and general manager of the Synopsys Verification Group. "We appreciate our mutual collaboration and look forward to continuing to deliver next-generation verification technology that addresses Freescale's SoC verification challenges."
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, its software, IP and services help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at www.synopsys.com.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Synopsys Expands the Industry's Highest Performance Hardware-Assisted Verification Portfolio to Propel Next-Generation Semiconductor and Design Innovation
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- Synopsys Enters Definitive Agreement with GlobalFoundries For Sale of Processor IP Solutions Business
- GlobalFoundries to Acquire Synopsys’ Processor IP Solutions Business, Expanding Capabilities to Accelerate Physical AI Applications
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer