FPGA Design Needs More Than a Face Lift
By Simon Bloch, Mentor Graphics -- Electronic News, 4/27/2005
FPGA design success is based on the promise of getting to hardware fast, while performing system debug on actual hardware. Constant re-spins, including architectural/design changes, are performed until the FPGA meets system requirements. This method works for smaller devices, but obviously fails for high-end FPGAs because the resulting unpredictable design schedules imply unacceptable product slippages and unrealized business.
Related Semiconductor IP
- Generative AI Edge Processor
- AXI NoC Non-Coherent Mesh
- CXS c/d/Lite Verification IP
- USB OTG 2.0 with xHCI Verification IP
- DDR5 RDIMM Verification IP
Related News
- intoPIX enables JPEG XS high frame rates real-time encoding from 120fps to more than 1000fps with the TicoXS FPGA IP-cores
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools
- Microchip's Low-Cost PolarFire® SoC Discovery Kit Makes RISC-V and FPGA Design More Accessible for a Wider Range of Embedded Engineers
- ALINT-PRO™ Adds New Mixed-Language Design Rules for More Predictable Cross-Language Integration
Latest News
- ChipAgents Collaborates With NVIDIA to Launch Build-A-Chip-Bench for Autonomous Chip Design and Implementation
- Quintauris and Microchip Technology join forces to grow RISC-V® adoption
- BrainChip Launches Sequora: Edge AI That Doesn’t Just Recognize — It Understands and Responds
- GlobalFoundries selected to operate two new semiconductor fabs in New York under landmark U.S.-Japan initiative
- Siemens’ Tessent ecosystem enables direct test pattern execution via PCIe and USB