FPGA Design Needs More Than a Face Lift
By Simon Bloch, Mentor Graphics -- Electronic News, 4/27/2005
FPGA design success is based on the promise of getting to hardware fast, while performing system debug on actual hardware. Constant re-spins, including architectural/design changes, are performed until the FPGA meets system requirements. This method works for smaller devices, but obviously fails for high-end FPGAs because the resulting unpredictable design schedules imply unacceptable product slippages and unrealized business.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- intoPIX enables JPEG XS high frame rates real-time encoding from 120fps to more than 1000fps with the TicoXS FPGA IP-cores
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools
- Microchip's Low-Cost PolarFire® SoC Discovery Kit Makes RISC-V and FPGA Design More Accessible for a Wider Range of Embedded Engineers
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects
Latest News
- Kandou AI Selects Baya Systems to Power Its Attack on the AI Memory Wall
- Arteris Expands Partnership with Arm to Accelerate Semiconductor Cybersecurity
- OpenTitan Earl Grey 2 to support CHERI and PQC
- TSMC June 2026 Revenue Report
- Quadric Extends Series C to $46M with Second Close led by World Bank's IFC