Esencia Technologies Announces Floating Point support for EScala Design Platform
EScala design platform now opens floating point architecture to new applications
San Jose Calif. – October 30, 2012 – Esencia Technologies, a technology leader in ASIC/FPGA DSP design, today announced the availability of the EScalaPlus scalable Floating Point Architecture (FPA), opening effective FPA to new applications.
EScalaPlus supports up to 32 concurrent IEEE-754 floating point operations (FLOPs) per cycle. To keep area requirements low, EScalaPlus offers the ability to optimize for operations strictly required by the application software and automatically removes unused hardware resources.
“We are proud to announce IEEE Floating Point support for EScala. Many applications that particularly benefit from EScala’ scalability are targeting floating point arithmetic.” said Ravi Satrawada, CEO and President of Esencia Technologies. “Its ease of use and high performance are a perfect match for traditional floating point applications, such as Scientific Computing, Big Data Mining and High Frequency Trading (HFT), but the cost-effectiveness and scale also open up innovative uses of floating point arithmetic for wireless networking, voice and sound processing and other growth market applications.”
The EScala design platform comes with a full software development environment (SDK) for C and C++. The complete toolchain also offers built-in support for multi-core configurations. The integrated debugger and simulator enhance time to market and software reliability and ensure a very low cost of ownership for EScala licensees.
The EScala design platform generates synthesizable RTL code and related scripts to easily integrate it into an ASIC SoCs or FPGA. It supports standard bus protocols interfaces like AMBA AHB/AXI. EScala is supported by a company that has a long track record of successful ASIC tape-outs and understands the importance of customer service.
Esencia will exhibit with industry leaders at the ARM TechCon 2012 October 31 – November 1, 2012 at Santa Clara Convention Center, Booth #419.
About Esencia Technologies, Inc.
Esencia Technologies, Inc. is a leading Silicon Valley ASIC and FPGA Signal Processor IP and Design Service Company established in 2006 based in San Jose, California. Esencia Technologies offers ASIC IP and turn-key semiconductor design services from product specification through GDS2 to production. Our team has completed projects for Fortune 500 companies as well as small start-ups in leading semi-conductor process nodes. For more information, visit http://www.esenciatech.com/.
Related Semiconductor IP
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
Related News
- Andes and Arculus System Collaborate to Integrate iPROfiler™ into AndeSysC, Expanding Virtual Platform Support for RISC-V SoC Design
- Siemens democratizes EDA software access for European electronics industry through the Chips JU European Chips Design Platform (EuroCDP) project
- Floating point unit added to Coldfire with enhanced core
- Infineon Adds to its Core Processor Design Portfolio; Announces Floating Point Unit for TriCore Unified Processor Architecture
Latest News
- VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
- Infineon opens the world's largest fab for power semiconductors and analog/mixed-signal technologies in Dresden
- Tenstorrent Sets New Performance Records, Launches TT- Ascalon S, and Expands Across Japan
- Chips&Media Signs APV codec IP Licensing Deal with North American Big Tech, Establishing the ‘Second Front’ Against Apple’s ProRes
- Chipsolve Technologies Appoints Balaji Kanigicherla as Chairman of the Board