Synopsys, Powerchip and Nikon Collaborate on 42-nm Flash Memory Optimization
MOUNTAIN VIEW, Calif. -- Feb. 24, 2009 -- Synopsys, Inc. , a world leader in software and IP for semiconductor design and manufacturing, today announced a joint collaboration with Powerchip and Nikon to deploy the Nikon Scanner Signature Files (NSSF) as a means to increase Proteus ProGen model accuracy on 42-nanometer (nm) flash memory designs. The NSSF parameters provide factory-averaged empirical data from the illumination source, lens and stage, which ports directly into Proteus ProGen models to capture the unique scanner signatures. Some or all of these parameters can be deployed to provide increased model accuracy for critical designs, like memory cells, with little to no impact on optical proximity correction (OPC) runtime. The migration from ideal to empirical scanner parameters enables enhanced physical modeling and progression to future technology nodes in which customized or aggressive off-axis illumination is common with memory processes.
"We expect the stepper-specific NSSF parameters can provide the additional modeling accuracy required in this highly competitive memory market," said Nelson Lai, OPC department manager for the Nano-Printing Technology Group at Powerchip, a Taiwan-based manufacturer of memory products and foundry services. "This NSSF collaboration will be instrumental in increasing yield for our unique 42-nanometer flash memory and in future designs."
"We are committed to providing regular progressions in modeling accuracy to equip our customers with the tools necessary to increase yield in highly competitive markets," said J. Tracy Weed, director of marketing for the Silicon Engineering Group at Synopsys. "Our strong collaboration with Nikon has been very effective in our drive toward sub-nanometer model accuracy by creating a more physical system."
"By incorporating proprietary Nikon scanner information into the Proteus software, customers can gain a competitive advantage through improved OPC accuracy and faster optimization time," said Toshikazu Umatate, operating officer and general manager, Development Headquarters, Precision Equipment Company, Nikon Corporation. "Through this collaboration with Synopsys we have been able to show clear benefits to our customers."
This phase of NSSF deployment is the latest milestone in an ongoing collaboration between Synopsys and Nikon to develop the required model accuracy value links between OPC software and Nikon hardware.
About Synopsys
Synopsys, Inc. is the world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
Related Semiconductor IP
- AXI5 to/from AXI4 Bridge
- AXI5-Stream to/from AXI4-Stream Bridges
- APB5 to APB4 bridge
- UALink PHY + Controller
- General Purpose Low-Dropout (LDO) - TSMC
Related News
- GlobalFoundries and Microchip Announce Microchip's 28nm SuperFlash® Embedded Flash Memory Solution in Production
- Embedded Flash memory developer Floadia has raised 1.05 billion yen from INABATA and others
- ZeroPoint Technologies Releases New Hardware-Accelerated Memory Optimization Solutions and Receives Industry Recognition for Innovation
- JEDEC® Announces Updates to Universal Flash Storage (UFS) and Memory Interface Standards
Latest News
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms
- SEALSQ and GlobalFoundries Partner to Accelerate Post-Quantum Cryptography and Quantum Computing Technologies
- Arteris Announces Collaboration with IC-Link by imec to Accelerate Next-Gen AI and HPC Silicon
- SambaNova Completes First Close of $1B Financing at $11B Valuation