FinFETs + FD-SOI Proposition: May Save Power
Why not combine best-of-both worlds?
R. Colin Johnson, EETimes
7/2/2015 11:00 AM EDT
PORTLAND, Ore. — In the typical black-or-white / one-or-the-other manner in which many of us think, the choice that most semiconductor makers have made is FinFET (finned field effect transistors) or FD-SOI (fully depleted silicon-on-insulator). However, since the foundries like the Taiwan Semiconductor Manufacturing Company, Limited (TSMC), GlobalFoundries Inc. (Santa Clara, California) and Samsung (Seoul, South Korea) have to offer both capabilities to their customers, more semiconductor manufacturers are considering offering the best-of-both-worlds.
Freescale Semiconductor, Inc. (Austin, Texas), for instance, has just revealed to EE Times that it is using FinFETs for the 14-to-16 nanometer node as well as FD-SOI for 28-nanometer to achieve the same goal—faster speed and lower power consumption—but for different segments of their semiconductor portfolios. They are also toying with the idea of combining the two for next-generation semiconductor nodes.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Analog Bits to Participate in a Customer Test Chip Tapeout on TSMC A14 and Present Papers with Cerebras, Arm and Socionext on Real-Time On-Chip Power Sensing and Delivery at 2026 TSMC Global OIP Ecosystem Events
- M31 and Ambiq Collaborate on TSMC N12e® Foundation IP to Address Demanding SoC Power and Area Targets
- TES introduces a low power 32kHz Pierce Oscillator IP for Battery-Powered ASICs and SoCs
- Dolphin Integration will enable you to save development time for your application program
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B