Dolphin Integration will enable you to save development time for your application program
Meylan, France – April 23, 2010. Late findings of bugs in application programs is bad news for time-to-market of SoCs. The latest real-time debugging solution from Dolphin Integration now applies the technique of Property Checkers to locate program bugs. It drastically speeds-up the iterative debug-correction process.
Thanks to a state-of-the-art controllability features introduced into the Built-In Real-time Debugger, the BIRD Owl provides enhanced functionalities through smart couples of event detectors and activators enabling to start a chosen action after detection well defined. The execution profiling and analysis are thus easier and faster.
Fortunately, no need for a painful compromise between debugging features and silicon cost: the BIRD Owl is deeply configurable for each step of your design from FPGA prototyping to ASIC. Various configurations are proposed, around the standard option reduced to 4 Kgates. Custom configurations fit any debug need of each application program. Moreover, connections between detectors and activators are easily defined through a user-friendly software interface, integrated within the IDE from Keil - µvision™ 3 or 4.
Skeptics shall be loosers: do not postpone for turning debug into a fun search accelerating your time to market.
Ask at logic@dolphin.fr and benefit from a free evaluation of this attractive solution or feel free to visit http://www.dolphin.fr/flip/logic/pride/logic_birdOwl.html
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own missing EDA solutions enabling Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control. For more information about Dolphin, visit: www.dolphin-integration.com
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Dolphin Integration Releases SmartLink, USB adapter for 80x51 Built-in Debugger
- ARC adds real-time trace debugger to 32-bit core
- Genesys Testware introduces built-in diagnosis and repair solution for embedded memories with repair circuitry
- Virtio's Web-based Virtual Prototyping Platform to Include Mentor X-Ray Debugger
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B