FADU Launches Industry Leading SSD Solutions Powered by SiFive RISC-V Core IP
World's first RISC-V based SSD controller delivers the highest IOPS/Watt in the market
SAN MATEO, Calif. and SANTA CLARA, Calif. -- Aug. 7, 2018 -- SiFive, the leading provider of commercial RISC-V processor IP, and FADU, a fabless company developing solutions and systems for the memory and storage market, today announced the availability of FADU's Annapurna SSD Controller and FADU Bravo Series Enterprise SSD, powered by SiFive's industry leading 64-bit, E51 multicore RISC-V Core IP.
The FADU Annapurna SSD controller is the world's first RISC-V based SSD Controller and provides the highest throughput (3.5GB) and IOPS (800K) among its peers, while consuming less than 1.8W active power. Powered by FADU Annapurna, the FADU Bravo SSD is the first 7mm low-power U.2 supporting dual port and offers 3-4X IOPS / watt greater efficiency, 30% lower power, and the most consistent latency QoS in its class. Despite consuming only 6-8W of active power, FADU Bravo easily outperforms competing solutions at 25W, due to its innovative design, advanced flash memory controller, and use of SiFive's high-performance 64-bit embedded RISC-V Core IP.
"FADU is focused on building the most advanced memory and storage devices for our customers and addressing their ongoing needs," said Jihyo Lee, CEO, FADU. "SiFive's RISC-V Core IP was 1/3 the power and 1/3 the area of competing solutions, and gave FADU the flexibility we needed in optimizing our architecture to achieve these groundbreaking products."
FADU expects to become a leader in the enterprise SSD market, particularly in the hyperscale datacenter. FADU is currently demoing its Annapurna controller and Bravo SSD at the Flash Memory Summit in booth 715, at the Santa Clara Convention Center.
"The flexibility, 64-bit, embedded and multicore features of the E51 RISC-V Core IP is ideal for the storage market and we're excited to be closely partnered with FADU, who was able to quickly take advantage of RISC-V and deliver a true world-leading product," said Jack Kang, Vice President of Product, SiFive. "SiFive looks forward to working with FADU as they continue to build next-generation products for the SSD industry."
About SiFive
SiFive is the leading provider of market-ready processor core IP based on the RISC-V instruction set architecture. Led by a team of industry veterans and founded by the inventors of RISC-V, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital, Osage University Partners and Chengwei Capital, along with strategic partners Huami, SK Telecom, Western Digital and Intel Capital. For more information, visit www.sifive.com.
About FADU
FADU is a fabless company focusing on memory and storage solutions and systems. Explosively increasing data requires next generation storage and advanced solutions. FADU believes that new and innovative ideas are required in this fast-changing environment. Built based on 3 groups of talented people--brilliant architects including Ph.Ds, high caliber ASIC experts, and seasoned SSD engineers from leading memory and storage companies, the FADU team has comprehensive capabilities to take innovation to the next level in this industry. FADU introduces true next generation products and seeks to raise the bar for the entire industry. For more information, visit www.fadu.io.
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- SiFive Sets New Bar for High-Performance RISC-V with Third-Generation Performance P550 and P570 IP
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- SiFive Collaborates with Red Hat to Support Red Hat Enterprise Linux for RISC-V
- Codasip looks to Silicon Creations’ PLL to drive RISC-V Automotive Safety-Critical Core
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles