ESC video special: Xilinx talks programmable logic
SAN JOSE, Calif. -- April 05, 2007 -- Executives from programmable logic specialist Xilinx Inc. spoke with EE Times editor-in-chief Brian Fuller during the Embedded Systems Conference Silicon Valley here.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Menta Delivers Industry's Highest Performing Embedded Programmable Logic IP for SoCs
- Gowin Semiconductor Unveils the Latest Embedded Memory Products for their Families of Programmable Logic Devices
- Gowin Semiconductor Brings Ultra Low Power Programmable Logic Devices To Market
- Xilinx Announces the World's Largest FPGA Featuring 9 Million System Logic Cells
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms