Ireland's Duolog flips to an EDA business model
Peter Clarke, EE Times
(11/08/2007 10:59 AM EST)
LONDON — Duolog Technologies Ltd. (Dublin, Ireland) a provider of 802.11 wireless LAN intellectual property and design services, with offices in Dublin, Galway, and Budapest, Hungary has changed into an EDA company.
Duolog, founded in 1999, has grown to about 130 staff and has developed both design services and intellectual property block business models, however it is found its greatest success with licensing of verification and validation tools that automate the insertion of IP blocks into system-chips.
Ray Bulger, founder and CEO of Duolog, said that the IP business model had proved problematic in the wireless LAN space with all but the smallest companies refusing to pay royalties, preferring to try and cut one-off license deals, and a large number of chip companies taking other companies chips rather than develop SoCs.
But while Duolog found some resistance to its IP block business model it found tools that it had developed internally we're being requested.
(11/08/2007 10:59 AM EST)
LONDON — Duolog Technologies Ltd. (Dublin, Ireland) a provider of 802.11 wireless LAN intellectual property and design services, with offices in Dublin, Galway, and Budapest, Hungary has changed into an EDA company.
Duolog, founded in 1999, has grown to about 130 staff and has developed both design services and intellectual property block business models, however it is found its greatest success with licensing of verification and validation tools that automate the insertion of IP blocks into system-chips.
Ray Bulger, founder and CEO of Duolog, said that the IP business model had proved problematic in the wireless LAN space with all but the smallest companies refusing to pay royalties, preferring to try and cut one-off license deals, and a large number of chip companies taking other companies chips rather than develop SoCs.
But while Duolog found some resistance to its IP block business model it found tools that it had developed internally we're being requested.
To read the full article, click here
Related Semiconductor IP
- UALink 200G v1.0 Verification IP
- CCSDS SCCC Demapper and Turbo Decoder
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
Related News
- Duolog Releases its Embedded Wireless LAN 802.11g Baseband Core as part of its WLAN Platform
- Sirius Wireless Launches Drone RF Transceiver IP to Address Growing Global Demand for UAV Communication Chips
- Mentor Graphics Adds NewLogic 802.11 Wireless LAN Platform to Growing Wireless Semiconductor IP Portfolio
- TTPCom acquires 802.11 Wireless LAN intellectual property from Cadence Design Foundry
Latest News
- Marvell, Microsoft and Oracle Establish OCP Working Group to Standardize Data Center Hardware Security
- At GAITA, PUFsecurity Shows How PUFrt and PUF-Based HSMs Give Agentic and Physical AI a Verifiable Root of Trust
- QuickLogic Secures Six-Figure eFPGA IP Contract for Automotive Industrial SoC
- Faraday Powers Intelligent Sensing with New 14nm MIPI C/D Combo PHY IP
- Cadence Wins Five 2026 TSMC OIP Partner of the Year Awards