Ireland's Duolog flips to an EDA business model
Peter Clarke, EE Times
(11/08/2007 10:59 AM EST)
LONDON — Duolog Technologies Ltd. (Dublin, Ireland) a provider of 802.11 wireless LAN intellectual property and design services, with offices in Dublin, Galway, and Budapest, Hungary has changed into an EDA company.
Duolog, founded in 1999, has grown to about 130 staff and has developed both design services and intellectual property block business models, however it is found its greatest success with licensing of verification and validation tools that automate the insertion of IP blocks into system-chips.
Ray Bulger, founder and CEO of Duolog, said that the IP business model had proved problematic in the wireless LAN space with all but the smallest companies refusing to pay royalties, preferring to try and cut one-off license deals, and a large number of chip companies taking other companies chips rather than develop SoCs.
But while Duolog found some resistance to its IP block business model it found tools that it had developed internally we're being requested.
(11/08/2007 10:59 AM EST)
LONDON — Duolog Technologies Ltd. (Dublin, Ireland) a provider of 802.11 wireless LAN intellectual property and design services, with offices in Dublin, Galway, and Budapest, Hungary has changed into an EDA company.
Duolog, founded in 1999, has grown to about 130 staff and has developed both design services and intellectual property block business models, however it is found its greatest success with licensing of verification and validation tools that automate the insertion of IP blocks into system-chips.
Ray Bulger, founder and CEO of Duolog, said that the IP business model had proved problematic in the wireless LAN space with all but the smallest companies refusing to pay royalties, preferring to try and cut one-off license deals, and a large number of chip companies taking other companies chips rather than develop SoCs.
But while Duolog found some resistance to its IP block business model it found tools that it had developed internally we're being requested.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Duolog Releases its Embedded Wireless LAN 802.11g Baseband Core as part of its WLAN Platform
- Sirius Wireless Launches Drone RF Transceiver IP to Address Growing Global Demand for UAV Communication Chips
- Mentor Graphics Adds NewLogic 802.11 Wireless LAN Platform to Growing Wireless Semiconductor IP Portfolio
- TTPCom acquires 802.11 Wireless LAN intellectual property from Cadence Design Foundry
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms