Dolphin Integration releases its RAM for 90 nm nodes with dual optimization: for ultra-low power and for extremely high density
March 30, 2007
-- Dolphin Integration, the Enabler of mixed signal SoCs, has released its RAM for 90 nm nodes with dual optimization: for ultra-low power and for extremely high density.
Saving both ultra-low dynamic power and leakage, while maintaining an extremely high density, is a dream of every SoC integrator. With the announcement of its upcoming product, spRAM uLCeHD: URANUS 90LP/GP this Provider is on its way towards fulfilling this paradoxical dream.
It enables traveling with portable devices which demands these three important characteristics. The product is released at once in LP as well as in GP process and available on request at half nodes.
For more information, please visit:
http://www.dolphin.fr/flip/ragtime/90/ragtime_90_ram.html
Related Semiconductor IP
Related News
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
- Dolphin Integration unveils a new RAM dedicated to IoT and Low Power MCU applications in 55 nm, GLOBALFOUNDRIES LPx process
- Amazing improvement of power and density for RFID chips with standard cell libraries at 180 nm from Dolphin Integration
Latest News
- Baya Systems Expands to Japan to Support Next-Generation AI Semiconductor Design
- OpenTitan project kicks off the Peppermint integrated root-of-trust for area-constrained SoCs
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications