Design at the System Level
By Ed Sperling -- 3/25/2005
Electronic News
Electronic News sat down to discuss the future of system-level design with Vojin Zivojnovic, VP of ESL Tools at ARM; Stuart Swan, senior architect for system-level design and verification at Cadence Design Systems; Mark Milligan, VP of marketing at CoWare; and Devadas Varma, president and CEO of Calypto. What follows are excerpts of that conversation.
Click here to read more ....
Electronic News
Electronic News sat down to discuss the future of system-level design with Vojin Zivojnovic, VP of ESL Tools at ARM; Stuart Swan, senior architect for system-level design and verification at Cadence Design Systems; Mark Milligan, VP of marketing at CoWare; and Devadas Varma, president and CEO of Calypto. What follows are excerpts of that conversation.
Click here to read more ....
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Webinar : USB 3.1 Gen2 Device Controller IP Core usage in Intel Quartus Prime Pro
- USB IP Cores for the Intel Pathfinder for RISC-V Platform
- System Level Solutions Launches Industry-First USB 20Gbps Device IP Core
- ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025
Latest News
- Kandou AI Selects Baya Systems to Power Its Attack on the AI Memory Wall
- Arteris Expands Partnership with Arm to Accelerate Semiconductor Cybersecurity
- OpenTitan Earl Grey 2 to support CHERI and PQC
- TSMC June 2026 Revenue Report
- Quadric Extends Series C to $46M with Second Close led by World Bank's IFC