Design outsourcing: navigating a maze of decisions
Richard Goering, EE Times
(01/09/2006 10:00 AM EST)
The cheapest, fastest and best way to finish your chip design may be to get somebody else to do it. A complex web of providers, both domestic and offshore, will be happy to help. But successfully outsourcing IC design takes careful planning, strong project management and a realistic set of expectations.
You can't just throw a specification or netlist "over the wall" to designers down the street, let alone in China or India, veterans say. With outsourcing, you are entering into a close partnership that will require ongoing interaction, supervision and quality control. "A partnership is like a marriage," said Pratul Shroff, CEO of design house eInfochips Ltd. "It takes time to understand each other, set expectations and get going."
In fact, the very notion of "handoff" has become obsolete, said
Richard Brossart, vice president of technology marketing at LSI Logic Corp. "We are engaged with customers very close to the beginning, and we work very closely with customers throughout the design process," he noted.
(01/09/2006 10:00 AM EST)
The cheapest, fastest and best way to finish your chip design may be to get somebody else to do it. A complex web of providers, both domestic and offshore, will be happy to help. But successfully outsourcing IC design takes careful planning, strong project management and a realistic set of expectations.
You can't just throw a specification or netlist "over the wall" to designers down the street, let alone in China or India, veterans say. With outsourcing, you are entering into a close partnership that will require ongoing interaction, supervision and quality control. "A partnership is like a marriage," said Pratul Shroff, CEO of design house eInfochips Ltd. "It takes time to understand each other, set expectations and get going."
In fact, the very notion of "handoff" has become obsolete, said
Richard Brossart, vice president of technology marketing at LSI Logic Corp. "We are engaged with customers very close to the beginning, and we work very closely with customers throughout the design process," he noted.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Artisan Components Announces National Semiconductor Standardizes On IP Libraries To Support Long-Term Outsourcing Strategy
- Cirrus signs foundry deal with Hynix in move to expand IC outsourcing
- Outsourcing services put chip designers on edge
- U.S. EE forms outsourcing firm in Russia
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer