Design outsourcing: navigating a maze of decisions
Richard Goering, EE Times
(01/09/2006 10:00 AM EST)
The cheapest, fastest and best way to finish your chip design may be to get somebody else to do it. A complex web of providers, both domestic and offshore, will be happy to help. But successfully outsourcing IC design takes careful planning, strong project management and a realistic set of expectations.
You can't just throw a specification or netlist "over the wall" to designers down the street, let alone in China or India, veterans say. With outsourcing, you are entering into a close partnership that will require ongoing interaction, supervision and quality control. "A partnership is like a marriage," said Pratul Shroff, CEO of design house eInfochips Ltd. "It takes time to understand each other, set expectations and get going."
In fact, the very notion of "handoff" has become obsolete, said
Richard Brossart, vice president of technology marketing at LSI Logic Corp. "We are engaged with customers very close to the beginning, and we work very closely with customers throughout the design process," he noted.
(01/09/2006 10:00 AM EST)
The cheapest, fastest and best way to finish your chip design may be to get somebody else to do it. A complex web of providers, both domestic and offshore, will be happy to help. But successfully outsourcing IC design takes careful planning, strong project management and a realistic set of expectations.
You can't just throw a specification or netlist "over the wall" to designers down the street, let alone in China or India, veterans say. With outsourcing, you are entering into a close partnership that will require ongoing interaction, supervision and quality control. "A partnership is like a marriage," said Pratul Shroff, CEO of design house eInfochips Ltd. "It takes time to understand each other, set expectations and get going."
In fact, the very notion of "handoff" has become obsolete, said
Richard Brossart, vice president of technology marketing at LSI Logic Corp. "We are engaged with customers very close to the beginning, and we work very closely with customers throughout the design process," he noted.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Artisan Components Announces National Semiconductor Standardizes On IP Libraries To Support Long-Term Outsourcing Strategy
- Cirrus signs foundry deal with Hynix in move to expand IC outsourcing
- Outsourcing services put chip designers on edge
- U.S. EE forms outsourcing firm in Russia
Latest News
- TSMC June 2026 Revenue Report
- Quadric Extends Series C to $46M with Second Close led by World Bank's IFC
- ESD Alliance Reports Electronic System Design Industry Posts $5.7 Billion in Revenue in Q1 2026
- New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates
- INCIRT Announces Availability of Its PLL Series in the GlobalFoundries (GF) GlobalSolutions™ Ecosystem