CoWare Virtual Platform Product Family Adopted by Fujitsu For Completing Their Next-Generation SoC Design Flow
SAN JOSE, Calif. -- May 14, 2007
-- CoWare®, Inc., the leading supplier of platform-driven electronic system-level (ESL) design software and services, announced that Fujitsu Limited, Tokyo, Japan, has adopted CoWare’s Virtual Platform Product Family for completing its next-generation SoC design flow. In the next-generation ASIC/SoC design flow, the position of the software becomes much more important than before. The traditional serial design style – hardware design first, software design second, followed by integration – does not scale for today’s large system designs. CoWare’s SystemC-based solution, comprehensive IP library, multicore support, and high-performance simulation technology will provide the framework for shortening design cycle time and optimizing Fujitsu’s design flow. The solution includes CoWare Virtual Platform, CoWare Model Designer, CoWare Model Library technologies, and CoWare services, all of which will enable Fujitsu to leverage CoWare’s experience and expertise in platform-driven ESL design. Fujitsu will integrate the CoWare technologies into an industry-leading ESL SoC design flow.
“Fujitsu believes that an ESL design methodology is key to designing next-generation SoCs because it enables a hardware-software concurrent design flow,” said Takashi Hasegawa, director, ESL & Verification Department, Electronic Devices Business Group of Fujitsu Limited. “Using standards such as OSCI TLM2 for ESL design allows for much-needed industry-wide interoperability. We found that CoWare’s Virtual Platform Product Family fits into our vision and goals.”
“Fujitsu represents a growing number of companies that are realizing the need to adopt ESL design in their product design process to maintain their competitiveness over the next three years and beyond,” said A.K. Kalekos, vice president of marketing and business development, CoWare. “With software development becoming an increasing part of platform-based designs, our Virtual Platform roadmap has convinced many of these companies that not only do we have a superior ESL design solution for their needs today, but we also have a solid plan for evolving that solution for future customer needs.”
About CoWare
CoWare is the leading supplier of platform-driven electronic system-level (ESL) design software and services. CoWare offers a comprehensive set of ESL tools that enable electronics companies to “differentiate by design” through the creation of system IP, including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; hardware/software co-design; and virtual platforms for device software development. The company’s solutions are based on open industry standards including SystemC. CoWare’s customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare’s corporate investors include ARM ((LSE:ARM); (NASDAQ:ARMHY)), Cadence Design Systems (NASDAQ:CDNS), STMicroelectronics (NYSE: STM), and Sony Corporation (NYSE:SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services visit http://www.coware.com.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Andes and Arculus System Collaborate to Integrate iPROfiler™ into AndeSysC, Expanding Virtual Platform Support for RISC-V SoC Design
- DCD-SEMI gains new strength in the Virtual Reality World with their latest IrDA DIRDA IP Core
- Primemas Selects Achronix Embedded FPGA Technology For System-on-Chip (SoC) Hub Chiplet Platform
- Ceva Unveils Ceva-Waves Links200 - A Breakthrough Multi-Protocol Wireless Connectivity Platform IP Featuring Next generation Bluetooth High Data Throughput (HDT) and IEEE 802.15.4
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer