Commentary: Lower test costs start with IC design
James T. Healy, CEO of LogicVision, Inc.
(11/23/2006 9:00 AM EST), EE Times
What do cost of test and weather have in common? To paraphrase Mark Twain, it seems like everybody talks about it, but nobody does anything about it. We can't do much about the weather but we can do something about test costs.
A few semiconductor industry leaders have figured out how to contain this problem by attacking test costs at the source — at the chip design level. But this perspective on cost reduction requires such a great degree of both creative thinking and corporate resolve that many businesses may find it challenging to create the necessary motivational changes to reap the reward.
Everybody agrees that cost of test is rising. At the recent International Test Conference (ITC) in Santa Clara California, Nvidia Corp.'s Chris Malachowsky said that test accounts for about 4-5 percent of the manufacturing cost. In addition, he said, yield costs, which include the costs for final testing and packaging, add an additional 5.5 percent to the total cost.
(11/23/2006 9:00 AM EST), EE Times
What do cost of test and weather have in common? To paraphrase Mark Twain, it seems like everybody talks about it, but nobody does anything about it. We can't do much about the weather but we can do something about test costs.
A few semiconductor industry leaders have figured out how to contain this problem by attacking test costs at the source — at the chip design level. But this perspective on cost reduction requires such a great degree of both creative thinking and corporate resolve that many businesses may find it challenging to create the necessary motivational changes to reap the reward.
Everybody agrees that cost of test is rising. At the recent International Test Conference (ITC) in Santa Clara California, Nvidia Corp.'s Chris Malachowsky said that test accounts for about 4-5 percent of the manufacturing cost. In addition, he said, yield costs, which include the costs for final testing and packaging, add an additional 5.5 percent to the total cost.
To read the full article, click here
Related Semiconductor IP
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
Related News
- Commentary: More chip makers going 'fabless' to lower costs
- Commentary: Developers Look Set to increase FPGA IP Costs
- Synopsys Advances Test Fusion Technology with Test Points to Reduce Manufacturing Costs and Boost Quality
- Robust AI Demand Drives 6% QoQ Growth in Revenue for Top 10 Global IC Design Companies in 1Q25
Latest News
- VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
- Infineon opens the world's largest fab for power semiconductors and analog/mixed-signal technologies in Dresden
- Tenstorrent Sets New Performance Records, Launches TT- Ascalon S, and Expands Across Japan
- Chips&Media Signs APV codec IP Licensing Deal with North American Big Tech, Establishing the ‘Second Front’ Against Apple’s ProRes
- Chipsolve Technologies Appoints Balaji Kanigicherla as Chairman of the Board