New CISC Architecture Takes on RISC
Bernard Cole, EETimes
8/5/2015 09:20 AM EDT
FLAGSTAFF, Ariz — A recent study in the ACM Transactions on Computer Systems came to the conclusion that processor instruction set architectures, whether reduced (RISC) or complex (CISC), are irrelevant to basic power and performance in today's designs, particularly in relation to either the ARM or Intel processors. However, there may be reasons to believe that a new CISC ISA, created for modern compilers without the limitations of compatibility with low level legacy code, could be more effective than either alternative.
Imsys has taken that leap of faith and is giving CISC another try. The company has begun extensive evaluation of a 3.5 square millimeter test chip with a dual core, CISC-based processor architecture with on-chip main memory for software and data. It is fabricated in 65 nanometer CMOS.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- RISC vs CISC: What's the Difference?
- ARM versus Intel: a successful stratagem for RISC or grist for CISC's tricks?
- Taiwan's ITRI picks MIPS' RISC processor core for cable-modem designs
- Design team says RISC processor is first diagonally interconnected IC
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer