Chipidea Delivers First TSMC Qualified USB High-Speed PHY IP on 65nm GP Process Technology
New Offering Expands Industry's Widest Portfolio of USB IP Technology and Provides Optimized System Performance Through Programmability
PORTO, Portugal -- September 18, 2007 -- Chipidea, the world's leading provider of analog/mixed-signal subsystems and intellectual property, today announced that its USB high-speed physical layer (PHY) IP is the first to be verified on Taiwan Semiconductor Manufacturing Company's (TSMC) 65-nanometer (nm) general-purpose plus (GP) process technology.
The certified High-Speed USB PHY core runs at 2.5 volts and is compliant with the USB 2.0 standard, including 5 volt protection on the D+ D- ports. The unique analog programmability of the IP is a key feature that enables system-on-chip (SoC) designers to fine tune the complete system for optimized performance. The CI12351tn is designed in a multi-port architecture, which offers an additional benefit for applications requiring several USB ports on the same chip. The IP's compact design and block re-utilization features allow designers to configure up to 8 ports on a space-saving modular architecture.
"Chipidea's goal is to provide USB IP blocks that offer designers the ability to get to market quickly at the lowest cost and with the fastest time to integration," said Celio Albuquerque, director of Chipidea's Physical Solutions Division. "Verification of our PHY on TSMC's 65nm GP process continues to build on our strategy to be the first in the market to offer silicon-proven USB PHY in the most advanced technology nodes."
"We work closely with our IP partners to make high-quality IP available for customers," said Kuo Wu, deputy director of Design Services Marketing at TSMC. "Chipidea's USB high-speed PHY product met our strict IP quality guidelines at the 65nm GP process node."
Chipidea provides the widest selection of certified USB cores, which are available at several of the industry's leading foundries and process nodes.
About Chipidea
Chipidea is the world's number one analog/mixed-signal merchant technology supplier targeting fast-growing market segments including wireless communications, digital media and consumer electronics. Chipidea supports blue-chip customers across the globe, has an impeccable reputation for delivering high-quality products and is known for its reliable execution. Chipidea licenses its technology to leading companies in all major markets, delivering everything from high-precision, single-function blocks to full analog sub-systems. For more information, please visit http://www.chipidea.com.
PORTO, Portugal -- September 18, 2007 -- Chipidea, the world's leading provider of analog/mixed-signal subsystems and intellectual property, today announced that its USB high-speed physical layer (PHY) IP is the first to be verified on Taiwan Semiconductor Manufacturing Company's (TSMC) 65-nanometer (nm) general-purpose plus (GP) process technology.
The certified High-Speed USB PHY core runs at 2.5 volts and is compliant with the USB 2.0 standard, including 5 volt protection on the D+ D- ports. The unique analog programmability of the IP is a key feature that enables system-on-chip (SoC) designers to fine tune the complete system for optimized performance. The CI12351tn is designed in a multi-port architecture, which offers an additional benefit for applications requiring several USB ports on the same chip. The IP's compact design and block re-utilization features allow designers to configure up to 8 ports on a space-saving modular architecture.
"Chipidea's goal is to provide USB IP blocks that offer designers the ability to get to market quickly at the lowest cost and with the fastest time to integration," said Celio Albuquerque, director of Chipidea's Physical Solutions Division. "Verification of our PHY on TSMC's 65nm GP process continues to build on our strategy to be the first in the market to offer silicon-proven USB PHY in the most advanced technology nodes."
"We work closely with our IP partners to make high-quality IP available for customers," said Kuo Wu, deputy director of Design Services Marketing at TSMC. "Chipidea's USB high-speed PHY product met our strict IP quality guidelines at the 65nm GP process node."
Chipidea provides the widest selection of certified USB cores, which are available at several of the industry's leading foundries and process nodes.
About Chipidea
Chipidea is the world's number one analog/mixed-signal merchant technology supplier targeting fast-growing market segments including wireless communications, digital media and consumer electronics. Chipidea supports blue-chip customers across the globe, has an impeccable reputation for delivering high-quality products and is known for its reliable execution. Chipidea licenses its technology to leading companies in all major markets, delivering everything from high-precision, single-function blocks to full analog sub-systems. For more information, please visit http://www.chipidea.com.
Related Semiconductor IP
Related News
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
- USB 3.2 OTG Controller and PHY IP Cores for ultra-high speed, lossless data and power delivery are available for immediate licensing
- Unleash Next-Gen Speeds with Silicon-Proven USB 3.0 PHY IP Cores with Type-C Support in Multiple Process Nodes
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer