Chaos creates nonlinear signal processing IP
David Roman, EE Times
(01/17/2007 10:04 AM EST)
SAN DIEGO — Five-year-old Chaos Telecom has developed a set of nonlinear signal processing algorithms that are currently under evaluation by several DSL chip makers, and it hopes to sign licensing deals with them by year's end.
The startup is marketing the algorithms as semiconductor intellectual property to be incorporated into chips to improve the effective signal-to-noise ratio of DSL modems and consequently improve their range, data rate or power requirements.
"About a half-dozen DSL ASIC companies are evaluating our algorithms," said CEO Larry Fromm. "We hope to get our solution embedded into their silicon. We expect to have licensing revenue starting this year." Revenue will be tied to the volume of licensees' DSL chip sales.
(01/17/2007 10:04 AM EST)
SAN DIEGO — Five-year-old Chaos Telecom has developed a set of nonlinear signal processing algorithms that are currently under evaluation by several DSL chip makers, and it hopes to sign licensing deals with them by year's end.
The startup is marketing the algorithms as semiconductor intellectual property to be incorporated into chips to improve the effective signal-to-noise ratio of DSL modems and consequently improve their range, data rate or power requirements.
"About a half-dozen DSL ASIC companies are evaluating our algorithms," said CEO Larry Fromm. "We hope to get our solution embedded into their silicon. We expect to have licensing revenue starting this year." Revenue will be tied to the volume of licensees' DSL chip sales.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Chips&Media announced new ISP deal to provide 4K UHD (8Mpixel) resolution Image Signal Processing (ISP) IP
- Microsemi RTG4 FPGAs Become Industry's First High-Speed Signal Processing Radiation-Tolerant FPGAs to Achieve QML Class V Qualification
- T2M announces its first Image Signal Processing (ISP) Technology for advanced mobile camera applications
- CEVA Announces CEVA-BX, a New All-Purpose Hybrid DSP / Controller Architecture for Digital Signal Processing and Digital Signal Control in IoT devices
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer